blob: 590a800a6a15fbb390d032edb0f88c13f3774c13 [file] [log] [blame]
Jeenu Viswambharan615ff392016-10-24 14:31:51 +01001#
Alexei Fedorov913cb7e2020-01-23 14:27:38 +00002# Copyright (c) 2016-2020, ARM Limited and Contributors. All rights reserved.
Jeenu Viswambharan615ff392016-10-24 14:31:51 +01003#
dp-armfa3cf0b2017-05-03 09:38:09 +01004# SPDX-License-Identifier: BSD-3-Clause
Jeenu Viswambharan615ff392016-10-24 14:31:51 +01005#
6
7# Default, static values for build variables, listed in alphabetic order.
8# Dependencies between build options, if any, are handled in the top-level
9# Makefile, after this file is included. This ensures that the former is better
10# poised to handle dependencies, as all build variables would have a default
11# value by then.
12
Antonio Nino Diaz80914a82018-08-08 16:28:43 +010013# Use T32 by default
14AARCH32_INSTRUCTION_SET := T32
15
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010016# The AArch32 Secure Payload to be built as BL32 image
17AARCH32_SP := none
18
19# The Target build architecture. Supported values are: aarch64, aarch32.
20ARCH := aarch64
21
Jeenu Viswambharanfca76802017-01-16 16:52:35 +000022# ARM Architecture major and minor versions: 8.0 by default.
23ARM_ARCH_MAJOR := 8
24ARM_ARCH_MINOR := 0
25
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010026# Base commit to perform code check on
27BASE_COMMIT := origin/master
28
Roberto Vargase0e99462017-10-30 14:43:43 +000029# Execute BL2 at EL3
30BL2_AT_EL3 := 0
31
Jiafei Pan43a7bf42018-03-21 07:20:09 +000032# BL2 image is stored in XIP memory, for now, this option is only supported
33# when BL2_AT_EL3 is 1.
34BL2_IN_XIP_MEM := 0
35
Hadi Asyrafi461f8f42019-08-20 15:33:27 +080036# Do dcache invalidate upon BL2 entry at EL3
37BL2_INV_DCACHE := 1
38
Alexei Fedorov90f2e882019-05-24 12:17:09 +010039# Select the branch protection features to use.
40BRANCH_PROTECTION := 0
41
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010042# By default, consider that the platform may release several CPUs out of reset.
43# The platform Makefile is free to override this value.
44COLD_BOOT_SINGLE_CPU := 0
45
Julius Wernerb624ae02017-06-09 15:17:15 -070046# Flag to compile in coreboot support code. Exclude by default. The coreboot
47# Makefile system will set this when compiling TF as part of a coreboot image.
48COREBOOT := 0
49
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010050# For Chain of Trust
51CREATE_KEYS := 1
52
53# Build flag to include AArch32 registers in cpu context save and restore during
54# world switch. This flag must be set to 0 for AArch64-only platforms.
55CTX_INCLUDE_AARCH32_REGS := 1
56
57# Include FP registers in cpu context
58CTX_INCLUDE_FPREGS := 0
59
Antonio Nino Diaz594811b2019-01-31 11:58:00 +000060# Include pointer authentication (ARMv8.3-PAuth) registers in cpu context. This
61# must be set to 1 if the platform wants to use this feature in the Secure
62# world. It is not needed to use it in the Non-secure world.
63CTX_INCLUDE_PAUTH_REGS := 0
64
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010065# Debug build
66DEBUG := 0
67
Sumit Garg392e4df2019-11-15 10:43:00 +053068# By default disable authenticated decryption support.
69DECRYPTION_SUPPORT := none
70
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010071# Build platform
72DEFAULT_PLAT := fvp
73
Christoph Müllner4f088e42019-04-24 09:45:30 +020074# Disable the generation of the binary image (ELF only).
75DISABLE_BIN_GENERATION := 0
76
Soby Mathew9fe88042018-03-26 12:43:37 +010077# Enable capability to disable authentication dynamically. Only meant for
78# development platforms.
79DYN_DISABLE_AUTH := 0
80
Jeenu Viswambharan2da918c2018-07-31 16:13:33 +010081# Build option to enable MPAM for lower ELs
82ENABLE_MPAM_FOR_LOWER_ELS := 0
83
Soby Mathew078f1a42018-08-28 11:13:55 +010084# Flag to Enable Position Independant support (PIE)
85ENABLE_PIE := 0
86
Jeenu Viswambharan615ff392016-10-24 14:31:51 +010087# Flag to enable Performance Measurement Framework
88ENABLE_PMF := 0
89
90# Flag to enable PSCI STATs functionality
91ENABLE_PSCI_STAT := 0
92
93# Flag to enable runtime instrumentation using PMF
94ENABLE_RUNTIME_INSTRUMENTATION := 0
95
Douglas Raillard306593d2017-02-24 18:14:15 +000096# Flag to enable stack corruption protection
97ENABLE_STACK_PROTECTOR := 0
98
Jeenu Viswambharan10a67272017-09-22 08:32:10 +010099# Flag to enable exception handling in EL3
100EL3_EXCEPTION_HANDLING := 0
101
Alexei Fedorov90f2e882019-05-24 12:17:09 +0100102# Flag to enable Branch Target Identification.
103# Internal flag not meant for direct setting.
104# Use BRANCH_PROTECTION to enable BTI.
105ENABLE_BTI := 0
106
107# Flag to enable Pointer Authentication.
108# Internal flag not meant for direct setting.
109# Use BRANCH_PROTECTION to enable PAUTH.
Antonio Nino Diaz25cda672019-02-19 11:53:51 +0000110ENABLE_PAUTH := 0
111
Sumit Gargeec52442019-11-14 16:33:45 +0530112# By default BL31 encryption disabled
113ENCRYPT_BL31 := 0
114
115# By default BL32 encryption disabled
116ENCRYPT_BL32 := 0
117
118# Default dummy firmware encryption key
119ENC_KEY := 1234567890abcdef1234567890abcdef1234567890abcdef1234567890abcdef
120
121# Default dummy nonce for firmware encryption
122ENC_NONCE := 1234567890abcdef12345678
123
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100124# Build flag to treat usage of deprecated platform and framework APIs as error.
125ERROR_DEPRECATED := 0
126
Jeenu Viswambharanf00da742017-12-08 12:13:51 +0000127# Fault injection support
128FAULT_INJECTION_SUPPORT := 0
129
Masahiro Yamada4d87eb42016-12-25 13:52:22 +0900130# Byte alignment that each component in FIP is aligned to
131FIP_ALIGN := 0
132
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100133# Default FIP file name
134FIP_NAME := fip.bin
135
136# Default FWU_FIP file name
137FWU_FIP_NAME := fwu_fip.bin
138
Sumit Gargeec52442019-11-14 16:33:45 +0530139# By default firmware encryption with SSK
140FW_ENC_STATUS := 0
141
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100142# For Chain of Trust
143GENERATE_COT := 0
144
Jeenu Viswambharanc06f05c2017-09-22 08:32:09 +0100145# Hint platform interrupt control layer that Group 0 interrupts are for EL3. By
146# default, they are for Secure EL1.
147GICV2_G0_FOR_EL3 := 0
148
Jeenu Viswambharan96c7df02017-11-30 12:54:15 +0000149# Route External Aborts to EL3. Disabled by default; External Aborts are handled
150# by lower ELs.
151HANDLE_EA_EL3_FIRST := 0
152
Jeenu Viswambharana10d64e2017-01-04 13:51:42 +0000153# Whether system coherency is managed in hardware, without explicit software
154# operations.
155HW_ASSISTED_COHERENCY := 0
156
Soby Mathew13b16052017-08-31 11:49:32 +0100157# Set the default algorithm for the generation of Trusted Board Boot keys
158KEY_ALG := rsa
159
Alexei Fedorov913cb7e2020-01-23 14:27:38 +0000160# Option to build TF with Measured Boot support
161MEASURED_BOOT := 0
162
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100163# NS timer register save and restore
164NS_TIMER_SWITCH := 0
165
Varun Wadekar3f9002c2019-01-31 09:22:30 -0800166# Include lib/libc in the final image
167OVERRIDE_LIBC := 0
168
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100169# Build PL011 UART driver in minimal generic UART mode
170PL011_GENERIC_UART := 0
171
172# By default, consider that the platform's reset address is not programmable.
173# The platform Makefile is free to override this value.
174PROGRAMMABLE_RESET_ADDRESS := 0
175
Antonio Nino Diaz56b68ad2019-02-28 13:35:21 +0000176# Flag used to choose the power state format: Extended State-ID or Original
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100177PSCI_EXTENDED_STATE_ID := 0
178
Jeenu Viswambharan9a7ce2f2018-04-04 16:07:11 +0100179# Enable RAS support
180RAS_EXTENSION := 0
181
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100182# By default, BL1 acts as the reset handler, not BL31
183RESET_TO_BL31 := 0
184
185# For Chain of Trust
186SAVE_KEYS := 0
187
Jeenu Viswambharan04e3a7f2017-10-16 08:43:14 +0100188# Software Delegated Exception support
189SDEI_SUPPORT := 0
190
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100191# Whether code and read-only data should be put on separate memory pages. The
192# platform Makefile is free to override this value.
193SEPARATE_CODE_AND_RODATA := 0
194
Samuel Holland31a14e12018-10-17 21:40:18 -0500195# Put NOBITS sections (.bss, stacks, page tables, and coherent memory) in a
196# separate memory region, which may be discontiguous from the rest of BL31.
197SEPARATE_NOBITS_REGION := 0
198
Daniel Boulby468f0d72018-09-18 11:45:51 +0100199# If the BL31 image initialisation code is recalimed after use for the secondary
200# cores stack
201RECLAIM_INIT_CODE := 0
202
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100203# SPD choice
204SPD := none
205
Paul Beesleyfe975b42019-09-16 11:29:03 +0000206# Enable the Management Mode (MM)-based Secure Partition Manager implementation
207SPM_MM := 0
Antonio Nino Diaz8cd7ea32018-10-30 11:08:08 +0000208
Max Shvetsove7fd80e2020-02-25 13:55:00 +0000209# Use SPM at S-EL2 as a default config for SPMD
210SPMD_SPM_AT_SEL2 := 1
211
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100212# Flag to introduce an infinite loop in BL1 just before it exits into the next
213# image. This is meant to help debugging the post-BL2 phase.
214SPIN_ON_BL1_EXIT := 0
215
216# Flags to build TF with Trusted Boot support
217TRUSTED_BOARD_BOOT := 0
218
Antonio Nino Diazd8d734c2018-09-25 09:41:08 +0100219# Build option to choose whether Trusted Firmware uses Coherent memory or not.
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100220USE_COHERENT_MEM := 1
221
Olivier Deprezcb4c5622019-09-19 17:46:46 +0200222# Build option to add debugfs support
223USE_DEBUGFS := 0
224
Louis Mayencourtbadcac82019-10-24 15:18:46 +0100225# Build option to fconf based io
Louis Mayencourt6b232d92020-02-28 16:57:30 +0000226ARM_IO_IN_DTB := 0
Louis Mayencourtbadcac82019-10-24 15:18:46 +0100227
Antonio Nino Diazd8d734c2018-09-25 09:41:08 +0100228# Build option to choose whether Trusted Firmware uses library at ROM
229USE_ROMLIB := 0
Roberto Vargase92111a2018-05-22 16:05:42 +0100230
Petre-Ionut Tudore5a6fef2019-11-07 15:18:03 +0000231# Build option to choose whether the xlat tables of BL images can be read-only.
232# Note that this only serves as a higher level option to PLAT_RO_XLAT_TABLES,
233# which is the per BL-image option that actually enables the read-only tables
234# API. The reason for having this additional option is to have a common high
235# level makefile where we can check for incompatible features/build options.
236ALLOW_RO_XLAT_TABLES := 0
237
Sandrine Bailleuxd4c1d442020-01-15 10:23:25 +0100238# Chain of trust.
239COT := tbbr
240
Masahiro Yamadaa27c1662017-05-22 12:11:24 +0900241# Use tbbr_oid.h instead of platform_oid.h
Antonio Nino Diazd8d734c2018-09-25 09:41:08 +0100242USE_TBBR_DEFS := 1
Masahiro Yamadaa27c1662017-05-22 12:11:24 +0900243
Jeenu Viswambharan615ff392016-10-24 14:31:51 +0100244# Build verbosity
245V := 0
Soby Mathew043fe9c2017-04-10 22:35:42 +0100246
247# Whether to enable D-Cache early during warm boot. This is usually
248# applicable for platforms wherein interconnect programming is not
249# required to enable cache coherency after warm reset (eg: single cluster
250# platforms).
251WARMBOOT_ENABLE_DCACHE_EARLY := 0
dp-armee3457b2017-05-23 09:32:49 +0100252
Dimitris Papastamos9da09cd2017-10-13 15:07:45 +0100253# Build option to enable/disable the Statistical Profiling Extensions
dp-armee3457b2017-05-23 09:32:49 +0100254ENABLE_SPE_FOR_LOWER_ELS := 1
255
Dimitris Papastamos9da09cd2017-10-13 15:07:45 +0100256# SPE is only supported on AArch64 so disable it on AArch32.
dp-armee3457b2017-05-23 09:32:49 +0100257ifeq (${ARCH},aarch32)
258 override ENABLE_SPE_FOR_LOWER_ELS := 0
dp-armee3457b2017-05-23 09:32:49 +0100259endif
Dimitris Papastamosfcedb692017-10-16 11:40:10 +0100260
Justin Chadwell1c7c13a2019-07-18 14:25:33 +0100261# Include Memory Tagging Extension registers in cpu context. This must be set
262# to 1 if the platform wants to use this feature in the Secure world and MTE is
263# enabled at ELX.
264CTX_INCLUDE_MTE_REGS := 0
265
Dimitris Papastamosfcedb692017-10-16 11:40:10 +0100266ENABLE_AMU := 0
David Cunadoce88eee2017-10-20 11:30:57 +0100267
268# By default, enable Scalable Vector Extension if implemented for Non-secure
269# lower ELs
270# Note SVE is only supported on AArch64 - therefore do not enable in AArch32
271ifneq (${ARCH},aarch32)
272 ENABLE_SVE_FOR_NS := 1
273else
274 override ENABLE_SVE_FOR_NS := 0
275endif
Justin Chadwell83e04882019-08-20 11:01:52 +0100276
277SANITIZE_UB := off
Soby Mathewad042012019-09-25 14:03:41 +0100278
279# For ARMv8.1 (AArch64) platforms, enabling this option selects the spinlock
280# implementation variant using the ARMv8.1-LSE compare-and-swap instruction.
281# Default: disabled
282USE_SPINLOCK_CAS := 0
zelalem-aweked5f45272019-11-12 16:20:17 -0600283
284# Enable Link Time Optimization
285ENABLE_LTO := 0
Max Shvetsovbdf502d2020-02-25 13:56:19 +0000286
287# Build flag to include EL2 registers in cpu context save and restore during
288# S-EL2 firmware entry/exit. This flag is to be used with SPD=spmd option.
289# Default is 0.
290CTX_INCLUDE_EL2_REGS := 0
Manish V Badarkhe75c972a2020-03-22 05:06:38 +0000291
292# Enable Memory tag extension which is supported for architecture greater
293# than Armv8.5-A
294# By default it is set to "no"
295SUPPORT_STACK_MEMTAG := no