blob: 8ba883b03e5006d038b6f22068b3f227306f89dc [file] [log] [blame]
developer0f312e82022-11-01 12:31:52 +08001/* SPDX-License-Identifier: ISC */
2/* Copyright (C) 2020 MediaTek Inc. */
3
4#ifndef __MT76_CONNAC_H
5#define __MT76_CONNAC_H
6
7#include "mt76.h"
8
9#define MT76_CONNAC_SCAN_IE_LEN 600
10#define MT76_CONNAC_MAX_NUM_SCHED_SCAN_INTERVAL 10
11#define MT76_CONNAC_MAX_TIME_SCHED_SCAN_INTERVAL U16_MAX
12#define MT76_CONNAC_MAX_SCHED_SCAN_SSID 10
13#define MT76_CONNAC_MAX_SCAN_MATCH 16
14
15#define MT76_CONNAC_MAX_WMM_SETS 4
16
17#define MT76_CONNAC_COREDUMP_TIMEOUT (HZ / 20)
18#define MT76_CONNAC_COREDUMP_SZ (1300 * 1024)
19
20#define MT_TXD_SIZE (8 * 4)
21
22#define MT_USB_TXD_SIZE (MT_TXD_SIZE + 8 * 4)
23#define MT_USB_HDR_SIZE 4
24#define MT_USB_TAIL_SIZE 4
25
26#define MT_SDIO_TXD_SIZE (MT_TXD_SIZE + 8 * 4)
27#define MT_SDIO_TAIL_SIZE 8
28#define MT_SDIO_HDR_SIZE 4
29
30#define MT_MSDU_ID_VALID BIT(15)
31
32#define MT_TXD_LEN_LAST BIT(15)
33#define MT_TXD_LEN_MASK GENMASK(11, 0)
34#define MT_TXD_LEN_MSDU_LAST BIT(14)
35#define MT_TXD_LEN_AMSDU_LAST BIT(15)
36
37enum {
38 CMD_CBW_20MHZ = IEEE80211_STA_RX_BW_20,
39 CMD_CBW_40MHZ = IEEE80211_STA_RX_BW_40,
40 CMD_CBW_80MHZ = IEEE80211_STA_RX_BW_80,
41 CMD_CBW_160MHZ = IEEE80211_STA_RX_BW_160,
42 CMD_CBW_10MHZ,
43 CMD_CBW_5MHZ,
44 CMD_CBW_8080MHZ,
45
46 CMD_HE_MCS_BW80 = 0,
47 CMD_HE_MCS_BW160,
48 CMD_HE_MCS_BW8080,
49 CMD_HE_MCS_BW_NUM
50};
51
52enum {
53 HW_BSSID_0 = 0x0,
54 HW_BSSID_1,
55 HW_BSSID_2,
56 HW_BSSID_3,
57 HW_BSSID_MAX = HW_BSSID_3,
58 EXT_BSSID_START = 0x10,
59 EXT_BSSID_1,
60 EXT_BSSID_15 = 0x1f,
61 EXT_BSSID_MAX = EXT_BSSID_15,
62 REPEATER_BSSID_START = 0x20,
63 REPEATER_BSSID_MAX = 0x3f,
64};
65
66struct mt76_connac_reg_map {
67 u32 phys;
68 u32 maps;
69 u32 size;
70};
71
72struct mt76_connac_pm {
73 bool enable:1;
74 bool enable_user:1;
75 bool ds_enable:1;
76 bool ds_enable_user:1;
77 bool suspended:1;
78
79 spinlock_t txq_lock;
80 struct {
81 struct mt76_wcid *wcid;
82 struct sk_buff *skb;
83 } tx_q[IEEE80211_NUM_ACS];
84
85 struct work_struct wake_work;
86 wait_queue_head_t wait;
87
88 struct {
89 spinlock_t lock;
90 u32 count;
91 } wake;
92 struct mutex mutex;
93
94 struct delayed_work ps_work;
95 unsigned long last_activity;
96 unsigned long idle_timeout;
97
98 struct {
99 unsigned long last_wake_event;
100 unsigned long awake_time;
101 unsigned long last_doze_event;
102 unsigned long doze_time;
103 unsigned int lp_wake;
104 } stats;
105};
106
107struct mt76_connac_coredump {
108 struct sk_buff_head msg_list;
109 struct delayed_work work;
110 unsigned long last_activity;
111};
112
113struct mt76_connac_sta_key_conf {
114 s8 keyidx;
115 u8 key[16];
116};
117
118#define MT_TXP_MAX_BUF_NUM 6
119
120struct mt76_connac_fw_txp {
121 __le16 flags;
122 __le16 token;
123 u8 bss_idx;
124 __le16 rept_wds_wcid;
125 u8 nbuf;
126 __le32 buf[MT_TXP_MAX_BUF_NUM];
127 __le16 len[MT_TXP_MAX_BUF_NUM];
128} __packed __aligned(4);
129
130#define MT_HW_TXP_MAX_MSDU_NUM 4
131#define MT_HW_TXP_MAX_BUF_NUM 4
132
133struct mt76_connac_txp_ptr {
134 __le32 buf0;
135 __le16 len0;
136 __le16 len1;
137 __le32 buf1;
138} __packed __aligned(4);
139
140struct mt76_connac_hw_txp {
141 __le16 msdu_id[MT_HW_TXP_MAX_MSDU_NUM];
142 struct mt76_connac_txp_ptr ptr[MT_HW_TXP_MAX_BUF_NUM / 2];
143} __packed __aligned(4);
144
145struct mt76_connac_txp_common {
146 union {
147 struct mt76_connac_fw_txp fw;
148 struct mt76_connac_hw_txp hw;
149 };
150};
151
152struct mt76_connac_tx_free {
153 __le16 rx_byte_cnt;
154 __le16 ctrl;
155 __le32 txd;
156} __packed __aligned(4);
157
158extern const struct wiphy_wowlan_support mt76_connac_wowlan_support;
159
160static inline bool is_mt7922(struct mt76_dev *dev)
161{
162 return mt76_chip(dev) == 0x7922;
163}
164
165static inline bool is_mt7921(struct mt76_dev *dev)
166{
167 return mt76_chip(dev) == 0x7961 || is_mt7922(dev);
168}
169
170static inline bool is_mt7663(struct mt76_dev *dev)
171{
172 return mt76_chip(dev) == 0x7663;
173}
174
175static inline bool is_mt7915(struct mt76_dev *dev)
176{
177 return mt76_chip(dev) == 0x7915;
178}
179
180static inline bool is_mt7916(struct mt76_dev *dev)
181{
182 return mt76_chip(dev) == 0x7906;
183}
184
185static inline bool is_mt7986(struct mt76_dev *dev)
186{
187 return mt76_chip(dev) == 0x7986;
188}
189
190static inline bool is_mt7996(struct mt76_dev *dev)
191{
192 return mt76_chip(dev) == 0x7990;
193}
194
195static inline bool is_mt7622(struct mt76_dev *dev)
196{
197 if (!IS_ENABLED(CONFIG_MT7622_WMAC))
198 return false;
199
200 return mt76_chip(dev) == 0x7622;
201}
202
203static inline bool is_mt7615(struct mt76_dev *dev)
204{
205 return mt76_chip(dev) == 0x7615 || mt76_chip(dev) == 0x7611;
206}
207
208static inline bool is_mt7611(struct mt76_dev *dev)
209{
210 return mt76_chip(dev) == 0x7611;
211}
212
213static inline bool is_connac_v1(struct mt76_dev *dev)
214{
215 return is_mt7615(dev) || is_mt7663(dev) || is_mt7622(dev);
216}
217
218static inline bool is_mt76_fw_txp(struct mt76_dev *dev)
219{
220 switch (mt76_chip(dev)) {
221 case 0x7961:
222 case 0x7922:
223 case 0x7663:
224 case 0x7622:
225 return false;
226 default:
227 return true;
228 }
229}
230
231static inline u8 mt76_connac_chan_bw(struct cfg80211_chan_def *chandef)
232{
233 static const u8 width_to_bw[] = {
234 [NL80211_CHAN_WIDTH_40] = CMD_CBW_40MHZ,
235 [NL80211_CHAN_WIDTH_80] = CMD_CBW_80MHZ,
236 [NL80211_CHAN_WIDTH_80P80] = CMD_CBW_8080MHZ,
237 [NL80211_CHAN_WIDTH_160] = CMD_CBW_160MHZ,
238 [NL80211_CHAN_WIDTH_5] = CMD_CBW_5MHZ,
239 [NL80211_CHAN_WIDTH_10] = CMD_CBW_10MHZ,
240 [NL80211_CHAN_WIDTH_20] = CMD_CBW_20MHZ,
241 [NL80211_CHAN_WIDTH_20_NOHT] = CMD_CBW_20MHZ,
242 };
243
244 if (chandef->width >= ARRAY_SIZE(width_to_bw))
245 return 0;
246
247 return width_to_bw[chandef->width];
248}
249
250static inline u8 mt76_connac_lmac_mapping(u8 ac)
251{
252 /* LMAC uses the reverse order of mac80211 AC indexes */
253 return 3 - ac;
254}
255
256static inline void *
257mt76_connac_txwi_to_txp(struct mt76_dev *dev, struct mt76_txwi_cache *t)
258{
259 u8 *txwi;
260
261 if (!t)
262 return NULL;
263
264 txwi = mt76_get_txwi_ptr(dev, t);
265
266 return (void *)(txwi + MT_TXD_SIZE);
267}
268
269static inline u8 mt76_connac_spe_idx(u8 antenna_mask)
270{
271 static const u8 ant_to_spe[] = {0, 0, 1, 0, 3, 2, 4, 0,
272 9, 8, 6, 10, 16, 12, 18, 0};
273
274 if (antenna_mask >= sizeof(ant_to_spe))
275 return 0;
276
277 return ant_to_spe[antenna_mask];
278}
279
280int mt76_connac_pm_wake(struct mt76_phy *phy, struct mt76_connac_pm *pm);
281void mt76_connac_power_save_sched(struct mt76_phy *phy,
282 struct mt76_connac_pm *pm);
283void mt76_connac_free_pending_tx_skbs(struct mt76_connac_pm *pm,
284 struct mt76_wcid *wcid);
285
286static inline void mt76_connac_tx_cleanup(struct mt76_dev *dev)
287{
288 dev->queue_ops->tx_cleanup(dev, dev->q_mcu[MT_MCUQ_WM], false);
289 dev->queue_ops->tx_cleanup(dev, dev->q_mcu[MT_MCUQ_WA], false);
290}
291
292static inline bool
293mt76_connac_pm_ref(struct mt76_phy *phy, struct mt76_connac_pm *pm)
294{
295 bool ret = false;
296
297 spin_lock_bh(&pm->wake.lock);
298 if (test_bit(MT76_STATE_PM, &phy->state))
299 goto out;
300
301 pm->wake.count++;
302 ret = true;
303out:
304 spin_unlock_bh(&pm->wake.lock);
305
306 return ret;
307}
308
309static inline void
310mt76_connac_pm_unref(struct mt76_phy *phy, struct mt76_connac_pm *pm)
311{
312 spin_lock_bh(&pm->wake.lock);
313
314 pm->last_activity = jiffies;
315 if (--pm->wake.count == 0 &&
316 test_bit(MT76_STATE_MCU_RUNNING, &phy->state))
317 mt76_connac_power_save_sched(phy, pm);
318
319 spin_unlock_bh(&pm->wake.lock);
320}
321
322static inline bool
323mt76_connac_skip_fw_pmctrl(struct mt76_phy *phy, struct mt76_connac_pm *pm)
324{
325 struct mt76_dev *dev = phy->dev;
326 bool ret;
327
328 if (dev->token_count)
329 return true;
330
331 spin_lock_bh(&pm->wake.lock);
332 ret = pm->wake.count || test_and_set_bit(MT76_STATE_PM, &phy->state);
333 spin_unlock_bh(&pm->wake.lock);
334
335 return ret;
336}
337
338static inline void
339mt76_connac_mutex_acquire(struct mt76_dev *dev, struct mt76_connac_pm *pm)
340 __acquires(&dev->mutex)
341{
342 mutex_lock(&dev->mutex);
343 mt76_connac_pm_wake(&dev->phy, pm);
344}
345
346static inline void
347mt76_connac_mutex_release(struct mt76_dev *dev, struct mt76_connac_pm *pm)
348 __releases(&dev->mutex)
349{
350 mt76_connac_power_save_sched(&dev->phy, pm);
351 mutex_unlock(&dev->mutex);
352}
353
354int mt76_connac_init_tx_queues(struct mt76_phy *phy, int idx, int n_desc,
355 int ring_base, u32 flags);
356void mt76_connac_write_hw_txp(struct mt76_dev *dev,
357 struct mt76_tx_info *tx_info,
358 void *txp_ptr, u32 id);
359void mt76_connac_txp_skb_unmap(struct mt76_dev *dev,
360 struct mt76_txwi_cache *txwi);
361void mt76_connac_tx_complete_skb(struct mt76_dev *mdev,
362 struct mt76_queue_entry *e);
363void mt76_connac_pm_queue_skb(struct ieee80211_hw *hw,
364 struct mt76_connac_pm *pm,
365 struct mt76_wcid *wcid,
366 struct sk_buff *skb);
367void mt76_connac_pm_dequeue_skbs(struct mt76_phy *phy,
368 struct mt76_connac_pm *pm);
369void mt76_connac2_mac_write_txwi(struct mt76_dev *dev, __le32 *txwi,
370 struct sk_buff *skb, struct mt76_wcid *wcid,
371 struct ieee80211_key_conf *key, int pid,
372 enum mt76_txq_id qid, u32 changed);
373bool mt76_connac2_mac_fill_txs(struct mt76_dev *dev, struct mt76_wcid *wcid,
374 __le32 *txs_data);
375bool mt76_connac2_mac_add_txs_skb(struct mt76_dev *dev, struct mt76_wcid *wcid,
376 int pid, __le32 *txs_data);
377void mt76_connac2_mac_decode_he_radiotap(struct mt76_dev *dev,
378 struct sk_buff *skb,
379 __le32 *rxv, u32 mode);
380int mt76_connac2_reverse_frag0_hdr_trans(struct ieee80211_vif *vif,
381 struct sk_buff *skb, u16 hdr_offset);
382int mt76_connac2_mac_fill_rx_rate(struct mt76_dev *dev,
383 struct mt76_rx_status *status,
384 struct ieee80211_supported_band *sband,
385 __le32 *rxv, u8 *mode);
386
387#endif /* __MT76_CONNAC_H */