blob: 44a0a3f99cf1087399b9c1dea949e5be29151ffd [file] [log] [blame]
developer22c7ab62022-01-24 11:13:32 +08001/* Copyright (C) 2021-2022 Mediatek Inc. */
2#ifndef __ATENL_NL_H
3#define __ATENL_NL_H
4
5/* This is copied from mt76/testmode.h */
6
7/**
8 * enum mt76_testmode_attr - testmode attributes inside NL80211_ATTR_TESTDATA
9 *
10 * @MT76_TM_ATTR_UNSPEC: (invalid attribute)
11 *
12 * @MT76_TM_ATTR_RESET: reset parameters to default (flag)
13 * @MT76_TM_ATTR_STATE: test state (u32), see &enum mt76_testmode_state
14 *
15 * @MT76_TM_ATTR_MTD_PART: mtd partition used for eeprom data (string)
16 * @MT76_TM_ATTR_MTD_OFFSET: offset of eeprom data within the partition (u32)
developer454c4652022-08-31 20:39:29 +080017 * @MT76_TM_ATTR_IS_MAIN_PHY: Is current phy index the main phy or the ext phy (u8)
developer22c7ab62022-01-24 11:13:32 +080018 *
19 * @MT76_TM_ATTR_TX_COUNT: configured number of frames to send when setting
20 * state to MT76_TM_STATE_TX_FRAMES (u32)
21 * @MT76_TM_ATTR_TX_PENDING: pending frames during MT76_TM_STATE_TX_FRAMES (u32)
developerb8805652022-10-28 09:35:38 +080022 * @MT76_TM_ATTR_TX_LENGTH: packet tx mpdu length (u32)
developer22c7ab62022-01-24 11:13:32 +080023 * @MT76_TM_ATTR_TX_RATE_MODE: packet tx mode (u8, see &enum mt76_testmode_tx_mode)
24 * @MT76_TM_ATTR_TX_RATE_NSS: packet tx number of spatial streams (u8)
25 * @MT76_TM_ATTR_TX_RATE_IDX: packet tx rate/MCS index (u8)
26 * @MT76_TM_ATTR_TX_RATE_SGI: packet tx use short guard interval (u8)
27 * @MT76_TM_ATTR_TX_RATE_LDPC: packet tx enable LDPC (u8)
28 * @MT76_TM_ATTR_TX_RATE_STBC: packet tx enable STBC (u8)
29 * @MT76_TM_ATTR_TX_LTF: packet tx LTF, set 0 to 2 for 1x, 2x, and 4x LTF (u8)
30 *
31 * @MT76_TM_ATTR_TX_ANTENNA: tx antenna mask (u8)
32 * @MT76_TM_ATTR_TX_POWER_CONTROL: enable tx power control (u8)
33 * @MT76_TM_ATTR_TX_POWER: per-antenna tx power array (nested, u8 attrs)
34 *
35 * @MT76_TM_ATTR_FREQ_OFFSET: RF frequency offset (u32)
36 *
37 * @MT76_TM_ATTR_STATS: statistics (nested, see &enum mt76_testmode_stats_attr)
38 *
developer454c4652022-08-31 20:39:29 +080039 * @MT76_TM_ATTR_PRECAL: Pre-cal data (u8)
developer454c4652022-08-31 20:39:29 +080040 * @MT76_TM_ATTR_PRECAL_INFO: group size, dpd size, dpd_info, transmit size,
41 * eeprom cal indicator (u32),
42 * dpd_info = [dpd_per_chan_size, chan_num_2g,
43 * chan_num_5g, chan_num_6g]
developer22c7ab62022-01-24 11:13:32 +080044 * @MT76_TM_ATTR_TX_SPE_IDX: tx spatial extension index (u8)
45 *
46 * @MT76_TM_ATTR_TX_DUTY_CYCLE: packet tx duty cycle (u8)
47 * @MT76_TM_ATTR_TX_IPG: tx inter-packet gap, in unit of us (u32)
48 * @MT76_TM_ATTR_TX_TIME: packet transmission time, in unit of us (u32)
49 *
developerb8805652022-10-28 09:35:38 +080050 * @MT76_TM_ATTR_DRV_DATA: driver specific netlink attrs (nested)
51 *
52 * @MT76_TM_ATTR_MAC_ADDRS: array of nested MAC addresses (nested)
53 *
54 * @MT76_TM_ATTR_EEPROM_ACTION: eeprom setting actions
55 * (u8, see &enum mt76_testmode_eeprom_action)
56 * @MT76_TM_ATTR_EEPROM_OFFSET: offset of eeprom data block for writing (u32)
57 * @MT76_TM_ATTR_EEPROM_VAL: values for writing into a 16-byte data block
58 * (nested, u8 attrs)
59 *
60 * @MT76_TM_ATTR_CFG: config testmode rf feature
61 * (nested, see &mt76_testmode_cfg)
62 * @MT76_TM_ATTR_TXBF_ACT: txbf setting actions (u8)
63 * @MT76_TM_ATTR_TXBF_PARAM: txbf parameters (nested)
64 *
65 * @MT76_TM_ATTR_OFF_CH_SCAN_CH: config the channel of background chain (ZWDFS)
66 * (u8)
67 * @MT76_TM_ATTR_OFF_CH_SCAN_CENTER_CH: config the center channel of
68 * background chain (ZWDFS) (u8)
69 * @MT76_TM_ATTR_OFF_CH_SCAN_BW: config the bandwidth of
70 * background chain (ZWDFS) (u8)
71 * @MT76_TM_ATTR_OFF_CH_SCAN_PATH: config the tx path of
72 * background chain (ZWDFS) (u8)
73 *
74 * @MT76_TM_ATTR_IPI_THRESHOLD: config the IPI index you want to read (u8)
75 * @MT76_TM_ATTR_IPI_PERIOD: config the time period for reading
76 * the histogram of specific IPI index (u8)
77 * @MT76_TM_ATTR_IPI_ANTENNA_INDEX: config the antenna index for reading
78 * the histogram of specific IPI index (u8)
79 *
developer22c7ab62022-01-24 11:13:32 +080080 */
81enum mt76_testmode_attr {
82 MT76_TM_ATTR_UNSPEC,
83
84 MT76_TM_ATTR_RESET,
85 MT76_TM_ATTR_STATE,
86
87 MT76_TM_ATTR_MTD_PART,
88 MT76_TM_ATTR_MTD_OFFSET,
developer454c4652022-08-31 20:39:29 +080089 MT76_TM_ATTR_IS_MAIN_PHY,
developer22c7ab62022-01-24 11:13:32 +080090
91 MT76_TM_ATTR_TX_COUNT,
92 MT76_TM_ATTR_TX_LENGTH,
93 MT76_TM_ATTR_TX_RATE_MODE,
94 MT76_TM_ATTR_TX_RATE_NSS,
95 MT76_TM_ATTR_TX_RATE_IDX,
96 MT76_TM_ATTR_TX_RATE_SGI,
97 MT76_TM_ATTR_TX_RATE_LDPC,
98 MT76_TM_ATTR_TX_RATE_STBC,
99 MT76_TM_ATTR_TX_LTF,
100
101 MT76_TM_ATTR_TX_ANTENNA,
102 MT76_TM_ATTR_TX_POWER_CONTROL,
103 MT76_TM_ATTR_TX_POWER,
104
105 MT76_TM_ATTR_FREQ_OFFSET,
106
107 MT76_TM_ATTR_STATS,
developer454c4652022-08-31 20:39:29 +0800108 MT76_TM_ATTR_PRECAL,
109 MT76_TM_ATTR_PRECAL_INFO,
110
developer22c7ab62022-01-24 11:13:32 +0800111 MT76_TM_ATTR_TX_SPE_IDX,
112
113 MT76_TM_ATTR_TX_DUTY_CYCLE,
114 MT76_TM_ATTR_TX_IPG,
115 MT76_TM_ATTR_TX_TIME,
116
117 MT76_TM_ATTR_DRV_DATA,
118
119 MT76_TM_ATTR_MAC_ADDRS,
developerf30d4472022-05-30 16:40:23 +0800120 MT76_TM_ATTR_AID,
121 MT76_TM_ATTR_RU_ALLOC,
122 MT76_TM_ATTR_RU_IDX,
developer22c7ab62022-01-24 11:13:32 +0800123
124 MT76_TM_ATTR_EEPROM_ACTION,
125 MT76_TM_ATTR_EEPROM_OFFSET,
126 MT76_TM_ATTR_EEPROM_VAL,
127
128 MT76_TM_ATTR_CFG,
developerf30d4472022-05-30 16:40:23 +0800129 MT76_TM_ATTR_TXBF_ACT,
130 MT76_TM_ATTR_TXBF_PARAM,
developer22c7ab62022-01-24 11:13:32 +0800131
132 MT76_TM_ATTR_OFF_CH_SCAN_CH,
133 MT76_TM_ATTR_OFF_CH_SCAN_CENTER_CH,
134 MT76_TM_ATTR_OFF_CH_SCAN_BW,
135 MT76_TM_ATTR_OFF_CH_SCAN_PATH,
136
developerb8805652022-10-28 09:35:38 +0800137 MT76_TM_ATTR_IPI_THRESHOLD,
138 MT76_TM_ATTR_IPI_PERIOD,
139 MT76_TM_ATTR_IPI_ANTENNA_INDEX,
140
developer22c7ab62022-01-24 11:13:32 +0800141 /* keep last */
142 NUM_MT76_TM_ATTRS,
143 MT76_TM_ATTR_MAX = NUM_MT76_TM_ATTRS - 1,
144};
145
146/**
147 * enum mt76_testmode_state - statistics attributes
148 *
149 * @MT76_TM_STATS_ATTR_TX_PENDING: pending tx frames (u32)
150 * @MT76_TM_STATS_ATTR_TX_QUEUED: queued tx frames (u32)
151 * @MT76_TM_STATS_ATTR_TX_QUEUED: completed tx frames (u32)
152 *
153 * @MT76_TM_STATS_ATTR_RX_PACKETS: number of rx packets (u64)
154 * @MT76_TM_STATS_ATTR_RX_FCS_ERROR: number of rx packets with FCS error (u64)
155 * @MT76_TM_STATS_ATTR_LAST_RX: information about the last received packet
156 * see &enum mt76_testmode_rx_attr
157 */
158enum mt76_testmode_stats_attr {
159 MT76_TM_STATS_ATTR_UNSPEC,
160 MT76_TM_STATS_ATTR_PAD,
161
162 MT76_TM_STATS_ATTR_TX_PENDING,
163 MT76_TM_STATS_ATTR_TX_QUEUED,
164 MT76_TM_STATS_ATTR_TX_DONE,
165
166 MT76_TM_STATS_ATTR_RX_PACKETS,
167 MT76_TM_STATS_ATTR_RX_FCS_ERROR,
168 MT76_TM_STATS_ATTR_LAST_RX,
169 MT76_TM_STATS_ATTR_RX_LEN_MISMATCH,
170
171 /* keep last */
172 NUM_MT76_TM_STATS_ATTRS,
173 MT76_TM_STATS_ATTR_MAX = NUM_MT76_TM_STATS_ATTRS - 1,
174};
175
176
177/**
178 * enum mt76_testmode_rx_attr - packet rx information
179 *
180 * @MT76_TM_RX_ATTR_FREQ_OFFSET: frequency offset (s32)
181 * @MT76_TM_RX_ATTR_RCPI: received channel power indicator (array, u8)
182 * @MT76_TM_RX_ATTR_IB_RSSI: internal inband RSSI (array, s8)
183 * @MT76_TM_RX_ATTR_WB_RSSI: internal wideband RSSI (array, s8)
184 * @MT76_TM_RX_ATTR_SNR: signal-to-noise ratio (u8)
185 */
186enum mt76_testmode_rx_attr {
187 MT76_TM_RX_ATTR_UNSPEC,
188
189 MT76_TM_RX_ATTR_FREQ_OFFSET,
190 MT76_TM_RX_ATTR_RCPI,
191 MT76_TM_RX_ATTR_IB_RSSI,
192 MT76_TM_RX_ATTR_WB_RSSI,
193 MT76_TM_RX_ATTR_SNR,
194
195 /* keep last */
196 NUM_MT76_TM_RX_ATTRS,
197 MT76_TM_RX_ATTR_MAX = NUM_MT76_TM_RX_ATTRS - 1,
198};
199
200/**
201 * enum mt76_testmode_state - phy test state
202 *
203 * @MT76_TM_STATE_OFF: test mode disabled (normal operation)
204 * @MT76_TM_STATE_IDLE: test mode enabled, but idle
205 * @MT76_TM_STATE_TX_FRAMES: send a fixed number of test frames
206 * @MT76_TM_STATE_RX_FRAMES: receive packets and keep statistics
207 * @MT76_TM_STATE_TX_CONT: waveform tx without time gap
208 * @MT76_TM_STATE_ON: test mode enabled used in offload firmware
209 */
210enum mt76_testmode_state {
211 MT76_TM_STATE_OFF,
212 MT76_TM_STATE_IDLE,
213 MT76_TM_STATE_TX_FRAMES,
214 MT76_TM_STATE_RX_FRAMES,
215 MT76_TM_STATE_TX_CONT,
216 MT76_TM_STATE_ON,
217
218 /* keep last */
219 NUM_MT76_TM_STATES,
220 MT76_TM_STATE_MAX = NUM_MT76_TM_STATES - 1,
221};
222
223/**
224 * enum mt76_testmode_tx_mode - packet tx phy mode
225 *
226 * @MT76_TM_TX_MODE_CCK: legacy CCK mode
227 * @MT76_TM_TX_MODE_OFDM: legacy OFDM mode
228 * @MT76_TM_TX_MODE_HT: 802.11n MCS
229 * @MT76_TM_TX_MODE_VHT: 802.11ac MCS
230 * @MT76_TM_TX_MODE_HE_SU: 802.11ax single-user MIMO
231 * @MT76_TM_TX_MODE_HE_EXT_SU: 802.11ax extended-range SU
232 * @MT76_TM_TX_MODE_HE_TB: 802.11ax trigger-based
233 * @MT76_TM_TX_MODE_HE_MU: 802.11ax multi-user MIMO
234 */
235enum mt76_testmode_tx_mode {
236 MT76_TM_TX_MODE_CCK,
237 MT76_TM_TX_MODE_OFDM,
238 MT76_TM_TX_MODE_HT,
239 MT76_TM_TX_MODE_VHT,
240 MT76_TM_TX_MODE_HE_SU,
241 MT76_TM_TX_MODE_HE_EXT_SU,
242 MT76_TM_TX_MODE_HE_TB,
243 MT76_TM_TX_MODE_HE_MU,
244
245 /* keep last */
246 NUM_MT76_TM_TX_MODES,
247 MT76_TM_TX_MODE_MAX = NUM_MT76_TM_TX_MODES - 1,
248};
249
250/**
251 * enum mt76_testmode_eeprom_action - eeprom setting actions
252 *
253 * @MT76_TM_EEPROM_ACTION_UPDATE_DATA: update rf values to specific
254 * eeprom data block
255 * @MT76_TM_EEPROM_ACTION_UPDATE_BUFFER_MODE: send updated eeprom data to fw
256 * @MT76_TM_EEPROM_ACTION_WRITE_TO_EFUSE: write eeprom data back to efuse
257 */
258enum mt76_testmode_eeprom_action {
259 MT76_TM_EEPROM_ACTION_UPDATE_DATA,
260 MT76_TM_EEPROM_ACTION_UPDATE_BUFFER_MODE,
261 MT76_TM_EEPROM_ACTION_WRITE_TO_EFUSE,
262
263 /* keep last */
264 NUM_MT76_TM_EEPROM_ACTION,
265 MT76_TM_EEPROM_ACTION_MAX = NUM_MT76_TM_EEPROM_ACTION - 1,
266};
267
268enum mt76_testmode_txbf_act {
269 MT76_TM_TXBF_ACT_INIT,
270 MT76_TM_TXBF_ACT_UPDATE_CH,
271 MT76_TM_TXBF_ACT_PHASE_COMP,
272 MT76_TM_TXBF_ACT_TX_PREP,
273 MT76_TM_TXBF_ACT_IBF_PROF_UPDATE,
274 MT76_TM_TXBF_ACT_EBF_PROF_UPDATE,
developerdc430562022-09-13 10:57:15 +0800275 MT76_TM_TXBF_ACT_APPLY_TX,
developer22c7ab62022-01-24 11:13:32 +0800276 MT76_TM_TXBF_ACT_PHASE_CAL,
277 MT76_TM_TXBF_ACT_PROF_UPDATE_ALL,
developerdc430562022-09-13 10:57:15 +0800278 MT76_TM_TXBF_ACT_PROF_UPDATE_ALL_CMD,
developerf30d4472022-05-30 16:40:23 +0800279 MT76_TM_TXBF_ACT_E2P_UPDATE,
developer22c7ab62022-01-24 11:13:32 +0800280
281 /* keep last */
282 NUM_MT76_TM_TXBF_ACT,
283 MT76_TM_TXBF_ACT_MAX = NUM_MT76_TM_TXBF_ACT - 1,
284};
285
286#endif