Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
f2751630b062509516613bbb7d6500bad521522e
/
arch
/
riscv
2a21815
riscv: ax25-ae350: Pass dtb address to u-boot with a1 register
by Rick Chen
· Mon Dec 03 17:48:20 2018 +0800
89b3934
riscv: Add kconfig option to run U-Boot in S-mode
by Anup Patel
· Mon Dec 03 10:57:40 2018 +0530
5354888
riscv: efi: Generate Microsoft PE format compliant images
by Bin Meng
· Tue Oct 02 07:39:34 2018 -0700
842d580
riscv: cache: Implement i/dcache [status, enable, disable]
by Rick Chen
· Wed Nov 07 09:34:06 2018 +0800
baaa062
riscv: dts: Add ae350_32.dts for RV32I
by Rick Chen
· Tue Nov 13 16:33:29 2018 +0800
2dab6d4
riscv: dts: Sync to Linux Kernel ae350 dts.
by Rick Chen
· Tue Nov 13 15:13:34 2018 +0800
86feab3
riscv: align bootm implementation with that of other architectures
by Lukas Auer
· Thu Nov 22 11:26:32 2018 +0100
39a652b
riscv: save hart ID and device tree passed by prior boot stage
by Lukas Auer
· Thu Nov 22 11:26:29 2018 +0100
8598e6b
riscv: do not blindly modify the mstatus CSR
by Lukas Auer
· Thu Nov 22 11:26:28 2018 +0100
230ab8a
riscv: remove unused labels in start.S
by Lukas Auer
· Thu Nov 22 11:26:27 2018 +0100
ccd035a
Drop CONFIG_INIT_CRITICAL
by Bin Meng
· Thu Nov 22 11:26:26 2018 +0100
af51285
riscv: align mtvec on a 4-byte boundary
by Lukas Auer
· Thu Nov 22 11:26:25 2018 +0100
7cf4368
riscv: fix inconsistent use of spaces and tabs in start.S
by Lukas Auer
· Thu Nov 22 11:26:24 2018 +0100
7656228
riscv: implement the invalidate_icache_* functions
by Lukas Auer
· Thu Nov 22 11:26:23 2018 +0100
306b31d
riscv: hang on unhandled exceptions
by Lukas Auer
· Thu Nov 22 11:26:22 2018 +0100
ae525d5
riscv: treat undefined exception codes as reserved
by Lukas Auer
· Thu Nov 22 11:26:21 2018 +0100
40f7eb5
riscv: complete the list of exception codes
by Lukas Auer
· Thu Nov 22 11:26:20 2018 +0100
09db5fc
riscv: do not reimplement generic io functions
by Lukas Auer
· Thu Nov 22 11:26:19 2018 +0100
78da26d
riscv: make use of the barrier functions from Linux
by Lukas Auer
· Thu Nov 22 11:26:18 2018 +0100
e429a1e
riscv: fix use of incorrectly sized variables
by Lukas Auer
· Thu Nov 22 11:26:17 2018 +0100
93478f1
riscv: enable -fdata-sections
by Lukas Auer
· Thu Nov 22 11:26:16 2018 +0100
17d3e90
riscv: set -march and -mabi based on the Kconfig configuration
by Lukas Auer
· Thu Nov 22 11:26:15 2018 +0100
002012f
riscv: add Kconfig entries for the C and A ISA extensions
by Lukas Auer
· Thu Nov 22 11:26:14 2018 +0100
7ab1df0
riscv: select CONFIG_PHYS_64BIT on RV64I systems
by Lukas Auer
· Thu Nov 22 11:26:13 2018 +0100
54ebfe7
riscv: rename CPU_RISCV_32/64 to match architecture names ARCH_RV32I/64I
by Lukas Auer
· Thu Nov 22 11:26:12 2018 +0100
401885a
Use _AC and UL macros from linux/const.h
by Baruch Siach
· Sun Nov 11 12:31:01 2018 +0200
9dc13da
Kbuild: add LDFLAGS_STANDALONE
by Daniel Schwierzeck
· Sun Sep 23 19:15:15 2018 +0200
635a253
riscv: bootm: Add dm_remove_devices_flags() call to do_bootm_linux()
by Bin Meng
· Mon Oct 15 02:20:59 2018 -0700
920f7dc
riscv: allow native compilation
by Heinrich Schuchardt
· Mon Aug 06 19:15:38 2018 +0200
f25398e
riscv: cosmetic: Reword do_reset() printf message.
by Rick Chen
· Wed Oct 03 13:59:03 2018 +0800
de8d80e
riscv: Move do_reset() to a common place
by Bin Meng
· Wed Sep 26 06:55:22 2018 -0700
8a8694d
riscv: Add QEMU virt board support
by Bin Meng
· Wed Sep 26 06:55:21 2018 -0700
6e1033f
riscv: ae350: Clean up mixed tabs and spaces in the dts
by Bin Meng
· Wed Sep 26 06:55:18 2018 -0700
bcb3843
riscv: Make start.S available for all targets
by Bin Meng
· Wed Sep 26 06:55:17 2018 -0700
8294bb5
riscv: bootm: Pass mhartid CSR value to kernel
by Bin Meng
· Wed Sep 26 06:55:16 2018 -0700
748dae2
riscv: Remove CSR read/write defines in encoding.h
by Bin Meng
· Wed Sep 26 06:55:15 2018 -0700
055700e
riscv: Add a helper routine to print CPU information
by Bin Meng
· Wed Sep 26 06:55:14 2018 -0700
e2ff918
riscv: Explicitly pass -march and -mabi to the compiler
by Bin Meng
· Wed Sep 26 06:55:13 2018 -0700
c7feb19
riscv: Fix coding style issues in the linker script
by Bin Meng
· Wed Sep 26 06:55:12 2018 -0700
a28e0f5
riscv: Move the linker script to the CPU root directory
by Bin Meng
· Wed Sep 26 06:55:11 2018 -0700
ebd336f
riscv: Remove mach type
by Bin Meng
· Wed Sep 26 06:55:09 2018 -0700
aca590b
riscv: bootm: Correct the 1st kernel argument to hart id
by Bin Meng
· Wed Sep 26 06:55:08 2018 -0700
d9eec24
riscv: Remove setup.h
by Bin Meng
· Wed Sep 26 06:55:07 2018 -0700
6b69775
riscv: kconfig: Normalize architecture name spelling
by Bin Meng
· Wed Sep 26 06:55:06 2018 -0700
508332b
config.mk: Remove duplicated -fno-strict-aliasing
by Bin Meng
· Sun Sep 16 22:35:29 2018 -0700
1359226
arch: types.h: factor out fixed width typedefs to int-ll64.h
by Masahiro Yamada
· Mon Aug 06 20:47:39 2018 +0900
b28f7b3
riscv: Include bss subsections in linker script
by Alexander Graf
· Mon Aug 20 14:25:49 2018 +0200
94a10f2
efi_loader: Rename sections to allow for implicit data
by Alexander Graf
· Tue Jun 12 07:48:37 2018 +0200
b908d2e
riscv: Remove unused _relocate arguments
by Ivan Gorinov
· Thu Jun 28 14:50:17 2018 -0700
ed4a3b3
riscv: dts: Support cfi flash
by Rick Chen
· Tue May 29 11:05:54 2018 +0800
c7cccef
riscv: dts: Sync DT with Linux Kernel
by Rick Chen
· Tue May 29 10:53:41 2018 +0800
b66af37
riscv: cpu: nx25: Rename as ax25
by Rick Chen
· Tue May 29 09:54:40 2018 +0800
9dbb973
SPDX: Convert single license tags to Linux Kernel style
by Rick Chen
· Tue May 29 14:10:06 2018 +0800
9677a37
efi_loader: Enable RISC-V support
by Rick Chen
· Mon May 28 19:06:37 2018 +0800
7ea64b0
riscv: Add board_quiesce_devices stub
by Alexander Graf
· Mon Apr 23 07:59:46 2018 +0200
31bdde9
riscv: Add EFI application infrastructure
by Alexander Graf
· Mon Apr 23 07:59:45 2018 +0200
a5dc563
riscv: Enable function sections
by Alexander Graf
· Mon Apr 23 07:59:44 2018 +0200
3bb8f01
riscv: Add setjmp/longjmp code
by Alexander Graf
· Mon Apr 23 07:59:43 2018 +0200
435e382
riscv: Define PLATFORM__CLEAR_BIT for generic_clear_bit()
by Bryan O'Donoghue
· Mon Apr 30 15:56:04 2018 +0100
1c12981
riscv: Define PLATFORM__SET_BIT for generic_set_bit()
by Bryan O'Donoghue
· Mon Apr 30 15:56:03 2018 +0100
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
bdfb5c4
Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR
by Tom Rini
· Wed Apr 18 13:50:47 2018 -0400
40a6fe7
riscv: ae250: Support DT provided by the board at runtime
by Rick Chen
· Thu Mar 29 10:08:33 2018 +0800
ef6b196
riscv: dts: AE250 support sd High-Speed mode
by Rick Chen
· Mon Dec 25 17:05:39 2017 +0800
53b47b8
riscv: bootm: Remove ATAGS
by Rick Chen
· Tue Mar 13 14:59:41 2018 +0800
632a569
riscv: bootm: Support to boot riscv-linux
by Rick Chen
· Tue Mar 13 14:48:33 2018 +0800
f8e3a12
riscv: checkpatch: Fix static const char * array declarations
by Rick Chen
· Mon Feb 12 11:24:43 2018 +0800
948de3b
riscv: checkpatch: Fix missing a blank line after declarations
by Rick Chen
· Mon Feb 12 11:21:28 2018 +0800
69ae630
riscv: checkpatch: Fix alignment should match open parenthesis
by Rick Chen
· Mon Feb 12 11:17:47 2018 +0800
b34b4b9
riscv: checkpatch: Fix use of volatile
by Rick Chen
· Mon Feb 12 11:10:04 2018 +0800
5febadd
riscv: checkpatch: Fix Macro argument reuse
by Rick Chen
· Mon Feb 12 11:07:58 2018 +0800
64d4ead
riscv: Add Kconfig to support RISC-V
by Rick Chen
· Tue Dec 26 13:55:52 2017 +0800
76c0a24
riscv: nx25: include: Add header files to support RISC-V
by Rick Chen
· Tue Dec 26 13:55:51 2017 +0800
2e4fc1b
riscv: nx25: dts: Add AE250 dts to support RISC-V
by Rick Chen
· Tue Dec 26 13:55:50 2017 +0800
6eedd92
riscv: nx25: lib: Add relative lib funcs to support RISC-V
by Rick Chen
· Tue Dec 26 13:55:49 2017 +0800
e76b804
riscv: cpu: Add nx25 to support RISC-V
by Rick Chen
· Tue Dec 26 13:55:48 2017 +0800