Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d4b57ec1d154916492fefd33ded0b3c2a7daff00 / drivers / clk / clk_zynq.c
  1. 32fa621 clk: Remove <common.h> and add needed includes by Tom Rini · Wed May 01 19:30:36 2024 -0600
  2. d318eb3 treewide: Remove clk_free by Sean Anderson · Sat Dec 16 14:38:42 2023 -0500
  3. 1a3427b clk: treewide: switch to clock dump from clk_ops by Igor Prusov · Thu Nov 09 13:55:15 2023 +0300
  4. b8704af clk: zynq: Move soc_clk_dump to Zynq clock driver by Igor Prusov · Thu Nov 09 13:55:09 2023 +0300
  5. e1c56f3 clk: Add clk_get_by_name_optional by Sean Anderson · Sat Jan 15 15:52:47 2022 -0500
  6. df070ce Merge tag 'xilinx-for-v2021.04-rc3' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze by Tom Rini · Tue Feb 23 10:45:55 2021 -0500
  7. 4171095 clk: zynq: Add dummy clock enable function by Michal Simek · Tue Feb 09 15:28:15 2021 +0100
  8. 3ba929a common: Drop asm/global_data.h from common header by Simon Glass · Fri Oct 30 21:38:53 2020 -0600
  9. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  10. 0f2af88 common: Drop log.h from common header by Simon Glass · Sun May 10 11:40:05 2020 -0600
  11. 9bc1564 dm: core: Create a new header file for 'compat' features by Simon Glass · Mon Feb 03 07:36:16 2020 -0700
  12. c5d9879 ARM: zynq: Add missing i2c get_rate for fixing i2c SPL by Hannes Schmelzer · Thu Feb 14 08:54:42 2019 +0100
  13. c826a09 clk: Remove DM_FLAG_PRE_RELOC flag in various drivers by Bin Meng · Wed Oct 24 06:36:29 2018 -0700
  14. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  15. 324212d clk: zynq: Show watchdog clock rate properly by Michal Simek · Wed Feb 21 15:06:20 2018 +0100
  16. 2558bff dm: clk: Update uclass to support livetree by Simon Glass · Tue May 30 21:47:29 2017 -0600
  17. 7a49443 dm: core: Replace of_offset with accessor (part 2) by Simon Glass · Wed May 17 17:18:09 2017 -0600
  18. 04f5da9 clk: zynq: Add optional ethernet emio clock source support by Stefan Herbrechtsmeier · Tue Jan 17 16:27:31 2017 +0100
  19. f1f88c9 clk: zynq: Add zynq clock framework driver by Stefan Herbrechtsmeier · Tue Jan 17 16:27:29 2017 +0100