Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / cd506ef7cd1c1083fca7c8f9fa80df05b8af7db8 / arch / mips / include / asm / mipsregs.h
  1. 611721d mips: Remove duplicate newlines by Marek Vasut · Sat Jul 13 15:19:25 2024 +0200
  2. 62fb2b4 WS cleanup: remove SPACE(s) followed by TAB by Wolfgang Denk · Mon Sep 27 17:42:39 2021 +0200
  3. e4ccb47 mips: sync asm/mipsregs.h with Linux 5.7 by Daniel Schwierzeck · Sun Jul 12 01:46:18 2020 +0200
  4. fb79cbd mips: traps: Set WG bit in EBase register on Octeon by Stefan Roese · Thu May 14 11:59:06 2020 +0200
  5. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · Sun May 10 11:40:13 2020 -0600
  6. e869d79 MIPS: move create_tlb() in an proper header: mipsregs.h by Gregory CLEMENT · Fri Dec 14 16:16:45 2018 +0100
  7. 59218bb MIPS: remove local_irq_[save|restore] from CP0 macros by Daniel Schwierzeck · Wed Dec 19 15:18:52 2018 +0100
  8. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  9. ecf0d79 MIPS: fix iand optimize setup of CP0 registers by Daniel Schwierzeck · Mon Feb 08 00:37:59 2016 +0100
  10. fcdc1fb MIPS: Hang if run on a secondary CPU by Paul Burton · Wed Sep 21 14:59:54 2016 +0100
  11. 8156078 MIPS: L2 cache support by Paul Burton · Wed Sep 21 11:18:54 2016 +0100
  12. 4f5561c MIPS: Preserve Config implementation-defined bits by Paul Burton · Wed Sep 21 11:18:50 2016 +0100
  13. a6dae71 MIPS: sync processor and register definitions with linux-4.4 by Daniel Schwierzeck · Tue Jan 12 21:48:26 2016 +0100
  14. 36c624a mips: Use unsigned int when reading c0 registers by Chris Packham · Tue Jul 14 22:54:41 2015 +1200
  15. f122b5a mips32: detect L1 cache sizes if they're not defined by Paul Burton · Fri Nov 08 11:18:42 2013 +0000
  16. 3cba3c1 Move architecture-specific includes to arch/$ARCH/include/asm by Peter Tyser · Mon Apr 12 22:28:08 2010 -0500[Renamed from include/asm-mips/mipsregs.h]
  17. 0fdd27e [MIPS] <asm/mipsregs.h>: Update coprocessor register access macros by Shinya Kuribayashi · Fri May 30 00:53:38 2008 +0900
  18. 179f974 [MIPS] <asm/mipsregs.h>: Update register / bit field definitions by Shinya Kuribayashi · Fri May 30 00:53:38 2008 +0900
  19. 43ce5b7 [MIPS] <asm/mipsregs.h>: CodinygStyle cleanups by Shinya Kuribayashi · Fri May 30 00:53:37 2008 +0900
  20. a1be476 Big white-space cleanup. by Wolfgang Denk · Tue May 20 16:00:29 2008 +0200
  21. 9b7f384 * Patch by Steven Scholz, 10 Oct 2003 - Add support for Altera FPGA ACEX1K by wdenk · Thu Oct 09 20:09:04 2003 +0000
  22. 57b2d80 * Code cleanup: by wdenk · Fri Jun 27 21:31:46 2003 +0000
  23. 4fc9569 * Add support for 16 MB flash configuration of TRAB board by wdenk · Fri Feb 28 00:49:47 2003 +0000