1. c308e01 riscv: add option to wait for ack from secondary harts in smp functions by Lukas Auer · 5 years ago
  2. 55bc1bd riscv: Fix clear bss loop in the start-up code by Rick Chen · 5 years ago
  3. b9ad45d riscv: update fix_rela_dyn by Marcus Comstedt · 5 years ago
  4. 2a2a925 riscv: support SPL stack and global data relocation by Lukas Auer · 5 years ago
  5. 396f0bd riscv: add SPL support by Lukas Auer · 5 years ago
  6. 6134659 riscv: add run mode configuration for SPL by Lukas Auer · 5 years ago
  7. f942636 riscv: Access CSRs using CSR numbers by Bin Meng · 5 years ago
  8. 3043b90 riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is enabled by Rick Chen · 6 years ago
  9. e5e6c36 riscv: Introduce CONFIG_XIP to support booting from flash by Rick Chen · 6 years ago
  10. cddde09 riscv: hang if relocation of secondary harts fails by Lukas Auer · 6 years ago
  11. 9ebf294 riscv: do not rely on hart ID passed by previous boot stage by Lukas Auer · 6 years ago
  12. a359665 riscv: add support for multi-hart systems by Lukas Auer · 6 years ago
  13. 8de4b3e riscv: save hart ID in register tp instead of s0 by Lukas Auer · 6 years ago
  14. 01558e2 riscv: delay initialization of caches and debug UART by Lukas Auer · 6 years ago
  15. 89681a7 riscv: Save boot hart id to the global data by Bin Meng · 6 years ago
  16. 2e128a7 riscv: Move trap handler codes to mtrap.S by Bin Meng · 6 years ago
  17. 2a21815 riscv: ax25-ae350: Pass dtb address to u-boot with a1 register by Rick Chen · 6 years ago
  18. 89b3934 riscv: Add kconfig option to run U-Boot in S-mode by Anup Patel · 6 years ago
  19. 842d580 riscv: cache: Implement i/dcache [status, enable, disable] by Rick Chen · 6 years ago
  20. 39a652b riscv: save hart ID and device tree passed by prior boot stage by Lukas Auer · 6 years ago
  21. 8598e6b riscv: do not blindly modify the mstatus CSR by Lukas Auer · 6 years ago
  22. 230ab8a riscv: remove unused labels in start.S by Lukas Auer · 6 years ago
  23. ccd035a Drop CONFIG_INIT_CRITICAL by Bin Meng · 6 years ago
  24. af51285 riscv: align mtvec on a 4-byte boundary by Lukas Auer · 6 years ago
  25. 7cf4368 riscv: fix inconsistent use of spaces and tabs in start.S by Lukas Auer · 6 years ago
  26. bcb3843 riscv: Make start.S available for all targets by Bin Meng · 6 years ago[Renamed from arch/riscv/cpu/ax25/start.S]
  27. b66af37 riscv: cpu: nx25: Rename as ax25 by Rick Chen · 7 years ago[Renamed from arch/riscv/cpu/nx25/start.S]
  28. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · 7 years ago
  29. 40a6fe7 riscv: ae250: Support DT provided by the board at runtime by Rick Chen · 7 years ago
  30. e76b804 riscv: cpu: Add nx25 to support RISC-V by Rick Chen · 7 years ago