Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b99f3df37de560018050cfd1ca3fd08c2af4f2a9 / drivers / clk / renesas / r8a774c0-cpg-mssr.c
  1. f6b3202 clk: renesas: Add and enable CPG reset driver by Marek Vasut · Thu Jan 26 21:02:03 2023 +0100
  2. d4b102a clk: renesas: Synchronize R8A774C0 RZ/G2E clock tables with Linux 6.1.7 by Marek Vasut · Thu Jan 26 21:01:59 2023 +0100
  3. 814217e clk: renesas: Make reset controller modemr register offset configurable by Marek Vasut · Sun Apr 25 21:53:05 2021 +0200
  4. 8538d53 clk: renesas: Synchronize RZ/G2 tables with Linux 5.12 by Marek Vasut · Sun Apr 25 21:08:18 2021 +0200
  5. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  6. 3434a5f clk: renesas: Import R8A774C0 clock tables from Linux 5.9 by Lad Prabhakar · Fri Oct 16 08:37:14 2020 +0100