Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b7e2ba795db66437f6c52943660955b3a65ffedd / drivers / clk / renesas / r8a77990-cpg-mssr.c
  1. f6b3202 clk: renesas: Add and enable CPG reset driver by Marek Vasut · Thu Jan 26 21:02:03 2023 +0100
  2. fdc9314 clk: renesas: Synchronize R8A77990 E3 clock tables with Linux 6.1.7 by Marek Vasut · Thu Jan 26 21:01:54 2023 +0100
  3. 814217e clk: renesas: Make reset controller modemr register offset configurable by Marek Vasut · Sun Apr 25 21:53:05 2021 +0200
  4. f5fec9d clk: renesas: Reinstate RPC clock on R-Car D3/E3 by Marek Vasut · Sun Apr 25 21:26:22 2021 +0200
  5. 0e8dcb7 clk: renesas: Synchronize R-Car Gen3 tables with Linux 5.12 by Marek Vasut · Sun Apr 25 21:10:40 2021 +0200
  6. 22f9fc7 clk: renesas: Only ever access documented bits in clock driver teardown by Marek Vasut · Sat Apr 25 14:57:45 2020 +0200
  7. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  8. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · Sun May 10 11:40:13 2020 -0600
  9. 7841483 clk: renesas: Synchronize Gen3 tables with Linux 5.0 by Marek Vasut · Mon Mar 04 21:38:10 2019 +0100
  10. 69be062 clk: rmobile: Add R8A77990 RPC clock by Marek Vasut · Wed Jun 13 21:25:24 2018 +0200
  11. 2467224 Merge branch 'master' of git://git.denx.de/u-boot-sh by Tom Rini · Fri Jun 01 21:10:18 2018 -0400
  12. a6b456d clk: renesas: Add R8A77990 E3 clock tables by Marek Vasut · Thu Apr 26 10:19:03 2018 +0200