Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b1d581d15c2f97b76c5ae9ddbaae088f198a81a9 / drivers / clk / renesas / r8a7790-cpg-mssr.c
  1. 814217e clk: renesas: Make reset controller modemr register offset configurable by Marek Vasut · Sun Apr 25 21:53:05 2021 +0200
  2. aac4de2 clk: renesas: Synchronize R-Car Gen2 tables with Linux 5.12 by Marek Vasut · Sun Apr 25 21:09:10 2021 +0200
  3. 5af8b6a clk: renesas: Synchronize Gen2 MSTP teardown tables by Marek Vasut · Sat Jun 06 15:26:14 2020 +0200
  4. 8a2b47f dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · Thu Dec 03 16:55:17 2020 -0700
  5. 4dcacfc common: Drop linux/bitops.h from common header by Simon Glass · Sun May 10 11:40:13 2020 -0600
  6. 3bee488 clk: renesas: Synchronize Gen2 tables with Linux 5.0 by Marek Vasut · Mon Mar 04 21:23:25 2019 +0100
  7. f40c4cf clk: renesas: Minor clean up of the R8A7790 clock driver by Marek Vasut · Thu Apr 12 15:23:46 2018 +0200
  8. b8379d6 clk: renesas: Import R8A7790 H2 clock tables by Marek Vasut · Wed Jan 17 23:14:25 2018 +0100