Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
b06e8fa5bd9a067dd44214c565942059db0e1617
/
arch
/
arm
/
mach-tegra
/
tegra114
/
clock.c
b06e8fa
ARM: tegra114: clock: implement PLLD2 support
by Svyatoslav Ryhel
· Thu Nov 16 09:35:26 2023 +0200
c93b518
ARM: tegra: clock: support get and set rate for simple PLL
by Svyatoslav Ryhel
· Mon Jul 03 18:06:54 2023 +0300
c226fc7
ARM: tegra: Fix Tegra PWM parent clock
by Svyatoslav Ryhel
· Tue Feb 14 19:35:28 2023 +0200
19a5b03
ARM: tegra: clock: add clk_id_to_pll_id helper
by Svyatoslav Ryhel
· Tue Feb 14 19:35:25 2023 +0200
7f4ab33
ARM: tegra: remap clock_osc_freq for all Tegra family
by Svyatoslav Ryhel
· Wed Feb 01 10:53:01 2023 +0200
47b4c02
doc: replace @return by Return:
by Heinrich Schuchardt
· Wed Jan 19 18:05:50 2022 +0100
dbd7954
common: Drop linux/delay.h from common header
by Simon Glass
· Sun May 10 11:40:11 2020 -0600
0f2af88
common: Drop log.h from common header
by Simon Glass
· Sun May 10 11:40:05 2020 -0600
9758973
common: Drop init.h from common header
by Simon Glass
· Sun May 10 11:40:02 2020 -0600
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
532543c
ARM: tegra: add APIs the clock uclass driver will need
by Stephen Warren
· Tue Sep 13 10:45:56 2016 -0600
1453d10
ARM: tegra: add peripheral clock init table
by Stephen Warren
· Tue Sep 13 10:45:55 2016 -0600
0fca329
ARM: tegra114: Clear IDDQ when enabling PLLC
by Thierry Reding
· Tue Sep 08 11:38:04 2015 +0200
4c3aaa7
ARM: tegra: clk_m is the architected timer source clock
by Thierry Reding
· Thu Aug 20 11:42:20 2015 +0200
366b24f
of: clean up OF_CONTROL ifdef conditionals
by Masahiro Yamada
· Wed Aug 12 07:31:55 2015 +0900
a8480ef
Tegra: PLL: use per-SoC pllinfo table instead of PLL_DIVM/N/P, etc.
by Tom Warren
· Thu Jun 25 09:50:44 2015 -0700
ed1632a
ARM: tegra: collect SoC sources into mach-tegra
by Masahiro Yamada
· Fri Feb 20 17:04:04 2015 +0900
[Renamed from arch/arm/cpu/tegra114-common/clock.c]
2a544db
ARM: tegra: don't exceed AVP limits when configuring PLLP
by Jimmy Zhang
· Fri Jan 24 10:37:36 2014 -0700
510c0ae
ARM: tegra: rename MASK_BITS_29_28 to MASK_BITS_31_28
by Stephen Warren
· Fri Jan 24 10:16:18 2014 -0700
ea21e76
ARM: tegra: deduplicate MASK_BITS_xxx clock mux enum
by Tom Warren
· Fri Jan 24 10:16:17 2014 -0700
fbef355
Tegra114: Initialize System Counter (TSC) with osc frequency
by Tom Warren
· Mon Apr 01 15:48:54 2013 -0700
e3d95bc
Tegra114: Add common CPU (shared) files
by Tom Warren
· Mon Jan 28 13:32:10 2013 +0000