Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ae1a84853039735f2bc374b8d3393709c71e1396 / arch / arm / mach-socfpga / include / mach / clock_manager.h
  1. 4d7b6dc arm: socfpga: Add clock manager for Intel N5X device by Siew Chin Lim · Tue Aug 10 11:26:34 2021 +0800
  2. 8596188 arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h by Siew Chin Lim · Tue Aug 10 11:26:33 2021 +0800
  3. c1888b0 arm: socfpga: Changed to store QSPI reference clock in kHz by Siew Chin Lim · Wed Mar 24 17:16:50 2021 +0800
  4. fa2cc49 arm: socfpga: Move Stratix10 and Agilex clock manager common code by Siew Chin Lim · Wed Mar 24 17:16:49 2021 +0800
  5. 559f1a8 Use __ASSEMBLY__ as the assembly macros by Simon Glass · Sun May 10 11:40:12 2020 -0600
  6. b7d95b7 arm: socfpga: agilex: Add clock wrapper functions by Ley Foon Tan · Wed Nov 27 15:55:23 2019 +0800
  7. 2669591 arm: socfpga: Convert clock manager from struct to defines by Ley Foon Tan · Fri Nov 08 10:38:21 2019 +0800
  8. 6751e7d arm: socfpga: stratix10: Add clock manager driver for Stratix10 SoC by Ley Foon Tan · Fri May 18 22:05:22 2018 +0800
  9. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  10. ca40f29 arm: socfpga: Add clock driver for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:39 2017 +0800
  11. ec6f882 arm: socfpga: Restructure clock manager driver by Ley Foon Tan · Wed Apr 26 02:44:33 2017 +0800
  12. 2492b9f arm: socfpga: set the mpuclk divider in the Altera group register by Dinh Nguyen · Tue Jan 31 12:33:08 2017 -0600
  13. 084d06c arm: socfpga: clock: Clean up pll_config.h by Marek Vasut · Sat Jul 25 08:44:27 2015 +0200
  14. 940077d arm: socfpga: clock: Get rid of cm_config_t typedef by Marek Vasut · Sat Jul 25 08:37:16 2015 +0200
  15. cfcf5d6 ARM: socfpga: move SoC headers to mach-socfpga/include/mach by Masahiro Yamada · Tue Apr 21 20:38:22 2015 +0900[Renamed from arch/arm/include/asm/arch-socfpga/clock_manager.h]
  16. 7962c40 arm: socfpga: Add missing DW master SPI clock prototyp to clock_manager.h by Stefan Roese · Sun Nov 16 12:47:00 2014 +0100
  17. 43e9c40 arm: socfpga: clock: Sync with reference code by Marek Vasut · Tue Sep 16 19:54:32 2014 +0200
  18. e0098b37 arm: socfpga: clock: Clean up bit definitions by Marek Vasut · Tue Sep 16 17:21:00 2014 +0200
  19. 7c8d5a6 arm: socfpga: clock: Add code to read clock configuration by Pavel Machek · Mon Sep 08 14:08:45 2014 +0200
  20. df4c613 arm: socfpga: clock: Implant order into bit definitions by Marek Vasut · Sat Sep 13 07:21:16 2014 +0200
  21. 91c2f8f socfpga: fix clock manager register definition by Pavel Machek · Sat Jul 19 23:57:59 2014 +0200
  22. cb35060 socfpga: Adding Clock Manager driver by Chin Liang See · Tue Mar 04 22:13:53 2014 -0600