Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a4f460d44558f6858c352ed3aca67c213279eb78 / arch / arm / mach-socfpga / clock_manager.c
  1. ca40f29 arm: socfpga: Add clock driver for Arria 10 by Ley Foon Tan · Wed Apr 26 02:44:39 2017 +0800
  2. ec6f882 arm: socfpga: Restructure clock manager driver by Ley Foon Tan · Wed Apr 26 02:44:33 2017 +0800
  3. 2492b9f arm: socfpga: set the mpuclk divider in the Altera group register by Dinh Nguyen · Tue Jan 31 12:33:08 2017 -0600
  4. 0d718dc arm: socfpga: Fix delay in clock manager by Marek Vasut · Tue Aug 11 00:54:12 2015 +0200
  5. 084d06c arm: socfpga: clock: Clean up pll_config.h by Marek Vasut · Sat Jul 25 08:44:27 2015 +0200
  6. 940077d arm: socfpga: clock: Get rid of cm_config_t typedef by Marek Vasut · Sat Jul 25 08:37:16 2015 +0200
  7. ad18614 ARM: socfpga: move SoC sources to mach-socfpga by Masahiro Yamada · Tue Apr 21 20:38:21 2015 +0900[Renamed from arch/arm/cpu/armv7/socfpga/clock_manager.c]
  8. 5c46446 arm: socfpga: Add DW master SPI clock to clock_manager.c by Stefan Roese · Fri Nov 07 13:50:29 2014 +0100
  9. 43e9c40 arm: socfpga: clock: Sync with reference code by Marek Vasut · Tue Sep 16 19:54:32 2014 +0200
  10. e0098b37 arm: socfpga: clock: Clean up bit definitions by Marek Vasut · Tue Sep 16 17:21:00 2014 +0200
  11. 42780af arm: socfpga: clock: Trim down code duplication by Marek Vasut · Sat Sep 13 08:27:16 2014 +0200
  12. 7c8d5a6 arm: socfpga: clock: Add code to read clock configuration by Pavel Machek · Mon Sep 08 14:08:45 2014 +0200
  13. e5353fd arm: socfpga: clock: Drop nonsense inlining from clock manager code by Marek Vasut · Mon Sep 08 14:08:45 2014 +0200
  14. 112cb0d socfpga: Fix SOCFPGA build error for Altera dev kit by Chin Liang See · Tue Jul 22 04:28:35 2014 -0500
  15. 91c2f8f socfpga: fix clock manager register definition by Pavel Machek · Sat Jul 19 23:57:59 2014 +0200
  16. cb35060 socfpga: Adding Clock Manager driver by Chin Liang See · Tue Mar 04 22:13:53 2014 -0600