Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
8f0dc3e8b11dea18978ceb5e70583967c78e844e
/
drivers
/
net
/
zynq_gem.c
4546700
net: zynq_gem: Add SGMII support for zynqMP
by Siva Durga Prasad Paladugu
· 9 years ago
b81fe87
net: zynq_gem: Return error incase of invalid phy address
by Siva Durga Prasad Paladugu
· 9 years ago
7f4e555
net: gem: Allow to set the MAC from an EEPROM
by Joe Hershberger
· 9 years ago
65d3f3a
net: zynq_gem: Add support for SGMII interface
by Siva Durga Prasad Paladugu
· 9 years ago
780c535
net: zynq: Change MDC setup for arm64
by Michal Simek
· 9 years ago
93597d7
net: zynq_gem: Use shared wait_for_bit
by Mateusz Kulikowski
· 9 years ago
27ba090
net: gem: Add driver dependencies to PHYLIB
by Michal Simek
· 9 years ago
57b0269
net: gem: Separate recv and free_pkt functions
by Michal Simek
· 9 years ago
139f410
net: gem: Fix return value from recv
by Michal Simek
· 9 years ago
c6aa413
net: gem: Setup default phy address to -1
by Michal Simek
· 9 years ago
d9cfa97
net: gem: Enable CTRL+C in wait_for_bit
by Michal Simek
· 9 years ago
3c4ce3c
net: gem: Read information about interface from DT
by Michal Simek
· 9 years ago
250e05e
net: gem: Move driver to DM
by Michal Simek
· 9 years ago
3f8c635
net: gem: Fix miiphy_read name
by Michal Simek
· 9 years ago
df3b414
net: gem: Remove zynq_gem_of_init()
by Michal Simek
· 9 years ago
e9ecc1c
net: gem: Enable MDIO bus earlier
by Michal Simek
· 9 years ago
2c68e08
net: gem: Check if priv->phydev is valid
by Michal Simek
· 9 years ago
7cd7ea6
net: gem: Extract phy init code
by Michal Simek
· 9 years ago
43b3832
net: gem: Remove phydev variable
by Michal Simek
· 9 years ago
1a63ee2
net: gem: Change mii function not to use eth_device structure
by Michal Simek
· 9 years ago
3ce1615
net: gem: Change mdio_wait prototype to pass regs
by Michal Simek
· 9 years ago
75fbb69
net: gem: Do not continue if phy is not found
by Michal Simek
· 9 years ago
728d32e
net: zynq: Fix MDC setting for zynq
by Michal Simek
· 9 years ago
d5abec6
net: zynq: Remove unused MDCCLKDIV2 macro
by Michal Simek
· 9 years ago
6429595
net: zynq: Fix mdc clock division setting for 100Mbit/s
by Michal Simek
· 9 years ago
975ae35
net: zynq: Wait till packet is sent
by Michal Simek
· 9 years ago
2304511
net: zynq: Disable secondary queues
by Edgar E. Iglesias
· 9 years ago
1dc446e
net: zynq: Add dummy packet to fix packet duplication issue
by Michal Simek
· 9 years ago
f91f7e5
net: zynq: Do not report TX underrun
by Michal Simek
· 9 years ago
b6fe7ad
net: zynq: Setup BD when structures are filled
by Michal Simek
· 9 years ago
c6eb0bc
net: zynq: Allocate BD_SPACE in connection to RX_BUF
by Michal Simek
· 9 years ago
ff5dbef
net: zynq: Fix clearing statistic
by Michal Simek
· 9 years ago
74a86e8
net: zynq: Extend register description with offsets
by Michal Simek
· 9 years ago
492de0f
net: zynq: Add support for different PHY interface types
by Michal Simek
· 9 years ago
c919c2c
net: zynq: Add debug message to phyread/phywrite
by Michal Simek
· 9 years ago
1e9e619
driver: net: Fix pointer conversion warnings for xilinx_zynqmp_ep
by Prabhakar Kushwaha
· 9 years ago
366b24f
of: clean up OF_CONTROL ifdef conditionals
by Masahiro Yamada
· 9 years ago
3b4b5db
net: gem: Extend timeout value
by Michal Simek
· 12 years ago
aaf9cc1
zynq: gem: Setting up WRAP bit for one TX bd
by Michal Simek
· 10 years ago
55931cf
zynq: gem: Increase the Rx buffer descriptors to 32
by Siva Durga Prasad Paladugu
· 10 years ago
2b0690e
zynqmp: gem: Flush the rx buffers while transmitting
by Siva Durga Prasad Paladugu
· 10 years ago
71245a4
zynqmp: gem: Set data bus width to 64bit for arm64
by Siva Durga Prasad Paladugu
· 10 years ago
0afb6b2
net: gem: Use correct type for casting
by Michal Simek
· 10 years ago
9f09a36
net: cosmetic: Fix var naming net <-> eth drivers
by Joe Hershberger
· 10 years ago
13b4d3c
net: gem: Use phys_addr_t instead of int for addresses
by Michal Simek
· 10 years ago
b055f67
net: zynq: Fix sparse warnings in gem
by Michal Simek
· 11 years ago
5031623
net: zynq: Use predefined macros instead of hardcoded value
by Michal Simek
· 11 years ago
12dbc40
net: gem: Add OF initialization support
by Michal Simek
· 11 years ago
4dded98
net: zynq_gem: Calculate clock dividers dynamically
by Soren Brinkmann
· 11 years ago
3b5b992
net: zynq_gem: Move RCLK details out of driver
by Soren Brinkmann
· 11 years ago
216b96d
net: gem: Check if phy was correctly detected
by Michal Simek
· 11 years ago
cbf20b2
net: zynq_gem: Add d-cache support
by Srikanth Thokala
· 11 years ago
bd8ec7e
Coding Style cleanup: remove trailing white space
by Wolfgang Denk
· 11 years ago
d79de1d
Add GPL-2.0+ SPDX-License-Identifier to source files
by Wolfgang Denk
· 11 years ago
ab72cb4
net: gem: Add support for phy autodetection
by Michal Simek
· 12 years ago
73875dc
net: gem: Preserve clk on emio interface
by David Andrey
· 12 years ago
1b0dd5e
net: gem: Pass phy address to init
by David Andrey
· 12 years ago
d9f2c11
net: gem: Fix gem driver on 1Gbps LAN
by Michal Simek
· 12 years ago
a94f84d
net: gem: Do not initialize BDs again
by Michal Simek
· 12 years ago
3b9f30e
net: gem: Simplify return path in zynq_gem_recv
by Michal Simek
· 12 years ago
bb2ad88
net: gem: Remove WRAP bit from TX buffer description
by Michal Simek
· 12 years ago
19dfc47
net: Add driver for Zynq Gem IP
by Michal Simek
· 12 years ago