Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
753598f78f51bb17a2abe4a3abc1623170a22058
/
drivers
/
clk
5f6830d
Merge tag 'u-boot-stm32-20190412' of https://github.com/patrickdelaunay/u-boot
by Tom Rini
· 6 years ago
5d06141
stm32mp1: add trusted boot with TF-A
by Patrick Delaunay
· 6 years ago
7841483
clk: renesas: Synchronize Gen3 tables with Linux 5.0
by Marek Vasut
· 6 years ago
3bee488
clk: renesas: Synchronize Gen2 tables with Linux 5.0
by Marek Vasut
· 6 years ago
98c2058
clk: renesas: Add R8A77965 clock tables
by Marek Vasut
· 6 years ago
53698b2
clk: sunxi: a10: Add CLK_AHB_GMAC
by Jagan Teki
· 6 years ago
0f6aa07
clk: renesas: Add support for setting MMCIF clock divider on Gen2
by Marek Vasut
· 6 years ago
31872db
clk: renesas: Fix swapped div and mul in debug output on Gen2
by Marek Vasut
· 6 years ago
272daa7
clk: renesas: Fix SDH clock divider decoding on Gen2
by Marek Vasut
· 6 years ago
755e181
clk: sunxi: h3: Implement EPHY CLK and RESET
by Jagan Teki
· 6 years ago
836631b
clk: sunxi: Implement EMAC, GMAC clocks, resets
by Jagan Teki
· 6 years ago
f4b29f4
clk: sunxi: Implement A10 EMAC clocks
by Jagan Teki
· 6 years ago
bc12313
clk: sunxi: Implement SPI clocks, resets
by Jagan Teki
· 6 years ago
412f604
Merge branch 'master' of git://git.denx.de/u-boot-sh
by Tom Rini
· 6 years ago
8d28c3c
clk: Add fixed-factor clock driver
by Anup Patel
· 6 years ago
42fdf08
clk: Add SiFive FU540 PRCI clock driver
by Anup Patel
· 6 years ago
d0bb61b
clk: rmobile: Drop def_bool per SoC
by Marek Vasut
· 6 years ago
9a6ce2a
clk: stm32mp1: correctly handle Clock Spreading Generator
by Patrick Delaunay
· 6 years ago
e8d836c
clk: stm32mp1: add debug information
by Patrick Delaunay
· 6 years ago
45e5da5
clk: stm32mp1: recalculate counter when switching freq
by Patrick Delaunay
· 6 years ago
f5aaa07
clk: stm32mp1: correct access to RCC_OCENSETR/RCC_OCENCLRR
by Patrick Delaunay
· 6 years ago
629f44f
clk: stm32mp1: add IPCC clock
by Patrick Delaunay
· 6 years ago
7b72653
clk: stm32mp1: no more get ck_usbo_48m in device tree
by Patrick Delaunay
· 6 years ago
d27b317
rockchip: clk: Add mention of four new clocks
by Simon Glass
· 6 years ago
3336373
clk: Improve debug message in clk_set_default_rates()
by Simon Glass
· 6 years ago
cf6741b
rockchip: rk3288: Add i2s pinctrl and clock support
by Simon Glass
· 6 years ago
030bab8
sunxi: clk: enable clk and reset for CCU devices
by Andre Przywara
· 6 years ago
8c8c8a4
sunxi: clk: A80: add MMC clock support
by Andre Przywara
· 6 years ago
ddf33c1
sunxi: clk: add MMC gates/resets
by Andre Przywara
· 6 years ago
e366a0c
clk: sunxi: Add Allwinner A80 CLK driver
by Jagan Teki
· 6 years ago
5bc16d2
clk: sunxi: Add Allwinner H6 CLK driver
by Jagan Teki
· 6 years ago
b490aa5
clk: sunxi: Implement UART resets
by Jagan Teki
· 6 years ago
8cf08ea
clk: sunxi: Implement UART clocks
by Jagan Teki
· 6 years ago
d69bf0b
clk: sunxi: Add Allwinner V3S CLK driver
by Jagan Teki
· 6 years ago
66c07fd
clk: sunxi: Add Allwinner R40 CLK driver
by Jagan Teki
· 6 years ago
2474033
clk: sunxi: Add Allwinner A83T CLK driver
by Jagan Teki
· 6 years ago
885abd8
clk: sunxi: Add Allwinner A23/A33 CLK driver
by Jagan Teki
· 6 years ago
438e8f6
clk: sunxi: Add Allwinner A31 CLK driver
by Jagan Teki
· 6 years ago
0c16029
clk: sunxi: Add Allwinner A10s/A13 CLK driver
by Jagan Teki
· 6 years ago
b38f7af
clk: sunxi: Add Allwinner A10/A20 CLK driver
by Jagan Teki
· 6 years ago
2ee11ff
clk: sunxi: Add Allwinner H3/H5 CLK driver
by Jagan Teki
· 6 years ago
7f6c2a8
reset: Add Allwinner RESET driver
by Jagan Teki
· 6 years ago
1d150b4
clk: Add Allwinner A64 CLK driver
by Jagan Teki
· 6 years ago
0225945
clk: MediaTek: bind ethsys reset controller
by developer
· 6 years ago
5659e33
clk: imx8: fix build warning
by Peng Fan
· 6 years ago
cdc6f65
clk: uniphier: add NAND 200MHz clock
by Masahiro Yamada
· 6 years ago
3247081
clk: stm32: add hardware spinlock clock
by Benjamin Gaignard
· 6 years ago
e546ec8
clk: Allow clock defaults to be set during re-reloc state for SPL only
by Philipp Tomsich
· 6 years ago
7b56617
Merge branch 'master' of git://git.denx.de/u-boot-sh
by Tom Rini
· 6 years ago
c037903
ARM: meson: Add regmap support for clock driver
by Loic Devulder
· 6 years ago
c26bf89
clk: renesas: Allow reconfiguring SDHI clock on Gen3
by Marek Vasut
· 6 years ago
25c7ba9
rockchip: rk3399: Initialize CPU B clock.
by Christoph Muellner
· 6 years ago
3afae5e
ARM: rockchip: rv1108: Sync clock with vendor tree
by Otavio Salvador
· 6 years ago
c9e7ac8
Merge tag 'u-boot-amlogic-20181126' of git://git.denx.de/u-boot-amlogic
by Tom Rini
· 6 years ago
d1b1ffa
clk: MediaTek: add clock driver for MT7623 SoC.
by developer
· 6 years ago
2186c98
clk: MediaTek: add clock driver for MT7629 SoC.
by developer
· 6 years ago
5e6db8c
clk: Add clock driver for AXG
by Neil Armstrong
· 6 years ago
f897c4b
ARM: meson: rework soc arch file to prepare for new SoC
by Jerome Brunet
· 6 years ago
0af4233
clk: meson: silence debug print
by Jerome Brunet
· 6 years ago
cd97793
clk: meson: add static to meson_gates table
by Neil Armstrong
· 6 years ago
587dc40
misc: Update read() and write() methods to return bytes xfered
by Simon Glass
· 6 years ago
0107c61
clk: meson: fix clk81 divider calculation
by Jerome Brunet
· 6 years ago
89d1b08
clk: Allow clock defaults to be set also during re-reloc state
by Andreas Dannenberg
· 6 years ago
c826a09
clk: Remove DM_FLAG_PRE_RELOC flag in various drivers
by Bin Meng
· 6 years ago
d7f3789
aspeed: ast2500: fix D2-PLL clock setting in RGMII mode
by Cédric Le Goater
· 6 years ago
62b4bfd
aspeed: ast2500: fix missing break in D2PLL clock enablement
by Cédric Le Goater
· 6 years ago
d6e53c7
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style
by Patrick Delaunay
· 6 years ago
5e80d5a
clk: imx: add clk driver for i.MX8QXP
by Peng Fan
· 6 years ago
ba024e6
clk: Add support for Arm's Versatile Express OSC clock generators
by Liviu Dudau
· 6 years ago
2dc9eba
Merge git://git.denx.de/u-boot-marvell
by Tom Rini
· 6 years ago
7bafd04
clk: armada-37xx-periph: Support changing clock parent and rate
by Marek Behún
· 6 years ago
7cab147
clk: Add MPC83xx clock driver
by Mario Six
· 6 years ago
1530e35
clk: Introduce TI System Control Interface (TI SCI) clock driver
by Andreas Dannenberg
· 6 years ago
07f2477
clk: clk_meson: Add mux and div support for reparent and rate setting
by Neil Armstrong
· 6 years ago
1586fbd
Merge branch 'master' of git://git.denx.de/u-boot-sunxi
by Tom Rini
· 6 years ago
536a61c
Merge branch 'master' of git://git.denx.de/u-boot-socfpga
by Tom Rini
· 6 years ago
3f9d735
clk: socfpga: Add initial Arria10 clock driver
by Marek Vasut
· 6 years ago
7f9e879
clk: at91: utmi: add timeout for utmi lock
by Eugen Hristev
· 6 years ago
9d2787c
clk: Kconfig: Ascending order to sub directiory kconfigs
by Jagan Teki
· 6 years ago
f3cc631
clk: clk_set_default: accept no-op skip fields
by Neil Armstrong
· 6 years ago
1119271
clk: add clk_valid()
by Fabrice Gasnier
· 6 years ago
80cb568
stm32mp1: clk: support digital bypass
by Patrick Delaunay
· 6 years ago
201f0d5
stm32mp1: clk: add ADC clock gating
by Patrick Delaunay
· 6 years ago
effe2b4
stm32mp1: clk: update Ethernet clock gating
by Patrick Delaunay
· 6 years ago
8314d2c
stm32mp1: clk: add LDTC and DSI clock support
by Patrick Delaunay
· 6 years ago
5327d37
stm32mp1: clk: add common function pll_get_fvco
by Patrick Delaunay
· 6 years ago
a7c0fd6
stm32mp1: clk: define RCC_PLLNCFGR2_SHIFT macro
by Patrick Delaunay
· 6 years ago
b139a5b
misc: stm32: Add STM32MP1 support
by Patrick Delaunay
· 6 years ago
488f0e7
clk: zynqmp: Fixed the same if/else part error reported by coverity
by Vipul Kumar
· 6 years ago
91a8513
clk: Add Actions Semi OWL clock support
by Manivannan Sadhasivam
· 6 years ago
b67bfaf
clk: add Amlogic meson clock driver
by Beniamino Galvani
· 6 years ago
2447b74
clk: rmobile: Add R8A77995 RPC clock
by Marek Vasut
· 6 years ago
69be062
clk: rmobile: Add R8A77990 RPC clock
by Marek Vasut
· 6 years ago
2467224
Merge branch 'master' of git://git.denx.de/u-boot-sh
by Tom Rini
· 6 years ago
df3bf64
clk: bcm6345: convert to use live dt
by Álvaro Fernández Rojas
· 7 years ago
a6b456d
clk: renesas: Add R8A77990 E3 clock tables
by Marek Vasut
· 7 years ago
69459b2
clk: renesas: Add PE clock handling
by Marek Vasut
· 6 years ago
52389f0
clk: renesas: Add PLL1 and PLL3 dividers
by Marek Vasut
· 6 years ago
7571ac4
clk: renesas: Pass clock rate around as 64bit number internally
by Marek Vasut
· 6 years ago
31de3d8
clk: renesas: Fix swapped arguments in debug message
by Marek Vasut
· 6 years ago
Next »