Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 32f4c1630c23bf80d93b3f880f449f562ac89d5f / arch / arm / mach-tegra / tegra210
  1. bf4645c arm64: add an option to switch visibility of CONFIG_SYS_INIT_SP_BSS_OFFSET by Masahiro Yamada · Wed Jun 26 13:51:46 2019 +0900
  2. 58970ae ARM: tegra: Remove disp1 clock initialization on Tegra210 by Thierry Reding · Mon Apr 15 11:32:16 2019 +0200
  3. 317a47c ARM: tegra: Fix mux type for disp1 and disp2 clocks on Tegra210 by Thierry Reding · Mon Apr 15 11:32:15 2019 +0200
  4. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  5. f599a03 ARM: tegra: use CONFIG_SYS_INIT_SP_BSS_OFFSET by Stephen Warren · Tue Dec 19 18:30:37 2017 -0700
  6. 81e1042 treewide: replace with error() with pr_err() by Masahiro Yamada · Sat Sep 16 14:10:41 2017 +0900
  7. cf0c6e2 dm: tegra: Convert USB setup to livetree by Simon Glass · Tue Jul 25 08:29:59 2017 -0600
  8. 22d567e Kconfig: Migrate BOARD_LATE_INIT to a select by Tom Rini · Sun Jan 22 19:43:11 2017 -0500
  9. 532543c ARM: tegra: add APIs the clock uclass driver will need by Stephen Warren · Tue Sep 13 10:45:56 2016 -0600
  10. 1453d10 ARM: tegra: add peripheral clock init table by Stephen Warren · Tue Sep 13 10:45:55 2016 -0600
  11. b6409f2 ARM: tegra210: set PLLE_PTS bit when enabling PLLE by Stephen Warren · Tue Mar 22 09:45:36 2016 -0600
  12. 7f75d54 ARM: tegra: note that p2371-2180 is Jetson TX1 by Stephen Warren · Thu Nov 12 08:58:22 2015 -0700
  13. 6f6ed1b ARM: tegra: error check Tegra210 XUSB padctl waits by Stephen Warren · Fri Oct 23 10:50:53 2015 -0600
  14. e3ba569 ARM: tegra: add lane tables to Tegra210 XUSB padctl by Stephen Warren · Fri Oct 23 10:50:52 2015 -0600
  15. 7de245d ARM: tegra: switch Tegra210 to common XUSB padctl by Stephen Warren · Fri Oct 23 10:50:51 2015 -0600
  16. 553b61e ARM: tegra210: implement PLLE init procedure from TRM by Stephen Warren · Mon Oct 05 16:58:52 2015 -0600
  17. 4c3aaa7 ARM: tegra: clk_m is the architected timer source clock by Thierry Reding · Thu Aug 20 11:42:20 2015 +0200
  18. fa6e24d ARM: tegra: Implement clk_m by Thierry Reding · Thu Aug 20 11:42:19 2015 +0200
  19. 8681561 ARM: tegra: Add p2371-2180 board by Stephen Warren · Thu Aug 13 22:34:22 2015 -0600
  20. b6ba3fb tegra: Correct logic for reading pll_misc in clock_start_pll() by Simon Glass · Mon Aug 10 07:14:36 2015 -0600
  21. 952a573 ARM: tegra: Add p2371-0000 board by Stephen Warren · Wed Aug 05 11:52:08 2015 -0600
  22. 1b54a5e ARM: tegra: Add e2220-1170 board by Stephen Warren · Wed Aug 05 11:52:07 2015 -0600
  23. a8480ef Tegra: PLL: use per-SoC pllinfo table instead of PLL_DIVM/N/P, etc. by Tom Warren · Thu Jun 25 09:50:44 2015 -0700
  24. 27bce71 Tegra: clocks: Add 38.4MHz OSC support for T210 use by Tom Warren · Mon Jun 22 13:03:44 2015 -0700
  25. 22425c9 T210: Add support for 64-bit T210-based P2571 board by Tom Warren · Thu Feb 12 15:01:49 2015 -0700
  26. f80dd82 ARM: Tegra210: Add SoC code/include files for T210 by Tom Warren · Mon Feb 02 13:22:29 2015 -0700
  27. f55fdec ARM: tegra: pinctrl: move Tegra210 code to the correct dir by Stephen Warren · Wed Mar 25 12:04:34 2015 -0600