Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0e9c8923b9552e82af1a0ea640a08b1ad7bae975 / arch / powerpc / cpu / mpc8xxx / ddr
  1. c04da04 powerpc/mpc8xxx: reword max tCKmin message by York Sun · Fri May 06 07:14:14 2011 +0800
  2. 313e827 fsl-ddr: Fix mixed-case macro names by Kyle Moffett · Thu Apr 14 13:39:30 2011 -0400
  3. 4513d76 powerpc/8xxx: Fix typo for address hashing message by Kumar Gala · Fri Mar 18 11:53:06 2011 -0500
  4. 046d772 mpc8xxx: DDR2/DDR3: Clean up DIMM-type switch statements by Kyle Moffett · Mon Mar 28 11:35:48 2011 -0400
  5. e37716a fsl_ddr: Don't use full 64-bit divides on 32-bit PowerPC by Kyle Moffett · Tue Mar 15 11:23:47 2011 -0400
  6. 42d3640 fsl_ddr: Adds 16 bit DDR Data width option by Poonam Aggrwal · Mon Feb 07 15:09:51 2011 +0530
  7. b06fcb5 powerpc/8xxx: Display DIMM model by York Sun · Fri Feb 04 13:58:00 2011 -0800
  8. c68e86c powerpc/8xxx: Refactor fsl_ddr_get_spd into common code from board by Kumar Gala · Mon Jan 31 22:18:47 2011 -0600
  9. b78c7bf powerpc/8xxx: Replace fsl_ddr_get_mem_data_rate with get_ddr_freq() by Kumar Gala · Mon Jan 31 20:36:02 2011 -0600
  10. 501b70d powerpc/mpc8xxx: disable rcw_en bit for non-DDR3 by York Sun · Thu Mar 17 11:18:12 2011 -0700
  11. fbe6595 powerpc/mpc8xxx: fix recognition of DIMMs with ECC and Address Parity by York Sun · Thu Mar 17 11:18:10 2011 -0700
  12. 3673f2c powerpc/mpc8xxx: Fix DDR3 timing_cfg_1 and sdram_mode registers by York Sun · Wed Mar 02 14:24:11 2011 -0800
  13. 27f83be powerpc/8xxx: Add additional cycle to write-to-read turnaound for DDR3 by York Sun · Thu Feb 10 10:13:10 2011 -0800
  14. 65b5be2 powerpc/8xxx: Fix compile warning when build for a DDR1 or DDR2 board by Kumar Gala · Thu Jan 20 01:53:15 2011 -0600
  15. ba0c2eb mpc85xx: Enable unique mode registers and dynamic ODT for DDR3 by York Sun · Mon Jan 10 12:03:00 2011 +0000
  16. 0ac71ea mpc8xxx: Enable ECC on/off control in hwconfig by York Sun · Mon Jan 10 12:02:57 2011 +0000
  17. d56624f mpc8xxx: Display RDIMM if detected by York Sun · Mon Jan 10 12:02:56 2011 +0000
  18. 7230160 powerpc/8xxx: Add hwconfig APIs to address early parsing used by DDR init by Kumar Gala · Sun Jan 09 11:37:00 2011 -0600
  19. 80ad401 8xxx/ddr: add support to only compute the ddr sdram size by Haiying Wang · Wed Dec 01 10:35:31 2010 -0500
  20. f582d98 powerpc/8xxx: Move fsl_is_spd() into generic 8xxx ddr code by Kumar Gala · Sun Jan 09 14:06:28 2011 -0600
  21. 2d8ecac MPC8xxx DDR: align informational prints by Becky Bruce · Fri Dec 17 17:17:59 2010 -0600
  22. a8d426f Switch from archive libraries to partial linking by Sebastien Carlier · Fri Nov 05 15:48:07 2010 +0100
  23. 2927c5e Disable unused chip-select for DDR controller interleaving by York Sun · Mon Oct 18 13:46:50 2010 -0700
  24. 5207e77 Fix parameters to support RDIMM for P2020DS by York Sun · Fri Aug 27 16:25:56 2010 -0500
  25. 1714e49 powerpc/8xxx: Improvement to DDR parameters by york · Fri Jul 02 22:25:56 2010 +0000
  26. de87932 powerpc/8xxx: Enable DDR3 RDIMM support by york · Fri Jul 02 22:25:55 2010 +0000
  27. 4260372 powerpc/8xxx: Enabled address hashing for 85xx by york · Fri Jul 02 22:25:54 2010 +0000
  28. f4f93c6 powerpc/8xxx: Enable quad-rank DIMMs. by york · Fri Jul 02 22:25:53 2010 +0000
  29. 93799ca powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4 by york · Fri Jul 02 22:25:52 2010 +0000
  30. 6404209 powerpc/8xxx: Enabled hwconfig for memory interleaving by Kumar Gala · Wed Jul 14 10:04:21 2010 -0500
  31. be329c1 Enabled support for Rev 1.3 SPD for DDR2 DIMMs by York Sun · Fri May 07 09:12:01 2010 -0500
  32. 8107926 fsl-ddr: Add extra cycle to turnaround times by Dave Liu · Tue Dec 08 11:56:48 2009 +0800
  33. 88fbf93 Move arch/ppc to arch/powerpc by Stefan Roese · Thu Apr 15 16:07:28 2010 +0200