blob: b2c12a413daf1190bd85f16c64f65c87c7dce2a0 [file] [log] [blame]
Marcel Ziswiler23b65be2022-07-21 15:27:35 +02001// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
Igor Opaniuk2213c892020-07-15 13:31:02 +03002/*
Marcel Ziswiler23b65be2022-07-21 15:27:35 +02003 * Copyright 2020-2022 Toradex
Igor Opaniuk2213c892020-07-15 13:31:02 +03004 */
5
Fabio Estevamee84bfe2023-09-12 12:11:00 -03006#include "imx7s-u-boot.dtsi"
7
Emanuele Ghidoliff939c22024-02-23 10:11:40 +01008/ {
9 aliases {
10 /* SDHCI instance order: eMMC, SD/MMC */
11 mmc0 = &usdhc3;
12 mmc1 = &usdhc1;
13 };
Marcel Ziswiler23b65be2022-07-21 15:27:35 +020014};
15
Igor Opaniuk2213c892020-07-15 13:31:02 +030016&lcdif {
17 status = "okay";
18 pinctrl-names = "default";
19 pinctrl-0 = <&pinctrl_lcdif_dat
20 &pinctrl_lcdif_ctrl>;
21 display = <&display0>;
Simon Glassd3a98cb2023-02-13 08:56:33 -070022 bootph-all;
Igor Opaniuk2213c892020-07-15 13:31:02 +030023
24 display0: display0 {
25 bits-per-pixel = <18>;
26 bus-width = <18>;
27 status = "okay";
28
29 display-timings {
30 native-mode = <&timing_vga>;
31 timing_vga: 640x480 {
32 clock-frequency = <25175000>;
33 hactive = <640>;
34 vactive = <480>;
35 hback-porch = <40>;
36 hfront-porch = <24>;
37 vback-porch = <32>;
38 vfront-porch = <11>;
39 hsync-len = <96>;
40 vsync-len = <2>;
41
42 de-active = <1>;
43 hsync-active = <0>;
44 vsync-active = <0>;
45 pixelclk-active = <0>;
46 };
47 };
48 };
49};