Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fcde268b3e037bcef5543fe9704face1a95c14fd / . / configs / gazerbeam_defconfig
blob: 3974e3d2bd32c80a143375b10d85e400c031cd1d [file] [log] [blame]
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]1CONFIG_PPC=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]2CONFIG_TEXT_BASE=0xFE000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x80000
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x600
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="gazerbeam"
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]9CONFIG_IDENT_STRING=" gazerbeam 0.01"
10CONFIG_SYS_CLK_FREQ=33333333
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]11CONFIG_ENV_ADDR=0xFE080000
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]12CONFIG_MPC83xx=y
Tom Rinid17ab6a2022-10-28 20:26:55 -0400[diff] [blame]13CONFIG_SYS_INIT_RAM_LOCK=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]14CONFIG_TARGET_GAZERBEAM=y
15CONFIG_SYSTEM_PLL_VCO_DIV_2=y
16CONFIG_SYSTEM_PLL_FACTOR_4_1=y
17CONFIG_CORE_PLL_RATIO_3_1=y
18CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
19CONFIG_TSEC1_MODE_RGMII=y
20CONFIG_TSEC2_MODE_RGMII=y
21CONFIG_BAT0=y
22CONFIG_BAT0_NAME="SDRAM"
23CONFIG_BAT0_BASE=0x00000000
24CONFIG_BAT0_LENGTH_128_MBYTES=y
25CONFIG_BAT0_ACCESS_RW=y
26CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
27CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
28CONFIG_BAT0_USER_MODE_VALID=y
29CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
30CONFIG_BAT1=y
31CONFIG_BAT1_NAME="IMMR"
32CONFIG_BAT1_BASE=0xE0000000
33CONFIG_BAT1_LENGTH_8_MBYTES=y
34CONFIG_BAT1_ACCESS_RW=y
35CONFIG_BAT1_ICACHE_INHIBITED=y
36CONFIG_BAT1_ICACHE_GUARDED=y
37CONFIG_BAT1_DCACHE_INHIBITED=y
38CONFIG_BAT1_DCACHE_GUARDED=y
39CONFIG_BAT1_USER_MODE_VALID=y
40CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
41CONFIG_BAT2=y
42CONFIG_BAT2_NAME="FLASH"
43CONFIG_BAT2_BASE=0xFE000000
44CONFIG_BAT2_LENGTH_8_MBYTES=y
45CONFIG_BAT2_ACCESS_RW=y
46CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
47CONFIG_BAT2_DCACHE_INHIBITED=y
48CONFIG_BAT2_DCACHE_GUARDED=y
49CONFIG_BAT2_USER_MODE_VALID=y
50CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
51CONFIG_BAT3=y
52CONFIG_BAT3_NAME="INIT_RAM"
53CONFIG_BAT3_BASE=0xE6000000
54CONFIG_BAT3_ACCESS_RW=y
55CONFIG_BAT3_USER_MODE_VALID=y
56CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
57CONFIG_LBLAW0=y
58CONFIG_LBLAW0_BASE=0xFE000000
59CONFIG_LBLAW0_NAME="FLASH"
60CONFIG_LBLAW0_LENGTH_8_MBYTES=y
61CONFIG_LBLAW1=y
62CONFIG_LBLAW1_BASE=0xE0600000
63CONFIG_LBLAW1_NAME="FPGA0"
64CONFIG_LBLAW1_LENGTH_1_MBYTES=y
65CONFIG_LBLAW2=y
66CONFIG_LBLAW2_BASE=0xE0700000
67CONFIG_LBLAW2_NAME="FPGA1"
68CONFIG_LBLAW2_LENGTH_1_MBYTES=y
69CONFIG_ELBC_BR0_OR0=y
70CONFIG_BR0_OR0_NAME="FLASH"
71CONFIG_BR0_OR0_BASE=0xFE000000
72CONFIG_BR0_PORTSIZE_16BIT=y
73CONFIG_OR0_AM_8_MBYTES=y
74CONFIG_OR0_SCY_15=y
75CONFIG_OR0_CSNT_EARLIER=y
76CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
77CONFIG_OR0_XACS_EXTENDED=y
78CONFIG_OR0_TRLX_RELAXED=y
79CONFIG_OR0_EHTR_8_CYCLE=y
80CONFIG_ELBC_BR1_OR1=y
81CONFIG_BR1_OR1_NAME="FPGA0"
82CONFIG_BR1_OR1_BASE=0xE0600000
83CONFIG_BR1_PORTSIZE_16BIT=y
84CONFIG_OR1_AM_1_MBYTES=y
85CONFIG_OR1_SCY_5=y
86CONFIG_OR1_CSNT_EARLIER=y
87CONFIG_ELBC_BR2_OR2=y
88CONFIG_BR2_OR2_NAME="FPGA1"
89CONFIG_BR2_OR2_BASE=0xE0700000
90CONFIG_BR2_PORTSIZE_16BIT=y
91CONFIG_OR2_AM_1_MBYTES=y
92CONFIG_OR2_SCY_5=y
93CONFIG_OR2_CSNT_EARLIER=y
94CONFIG_HID0_FINAL_EMCP=y
95CONFIG_HID0_FINAL_DPM=y
96CONFIG_HID0_FINAL_ICE=y
97CONFIG_HID2_HBE=y
98CONFIG_SICR_ETSEC1_A_TSEC_GTX_CLK125=y
99CONFIG_SICR_GPIO_A_TSEC2=y
100CONFIG_SICR_GPIO_B_TSEC_GTX_CLK125=y
101CONFIG_SICR_IEEE1588_A_GPIO=y
102CONFIG_SICR_GTM_GPIO=y
103CONFIG_SICR_ETSEC2_GPIO=y
104CONFIG_SICR_GPIOSEL_IEEE1588=y
105CONFIG_SICR_TMSOBI1_2_5_V=y
106CONFIG_SICR_TMSOBI2_2_5_V=y
107CONFIG_ACR_PIPE_DEP_4=y
108CONFIG_ACR_RPTCNT_4=y
109CONFIG_SPCR_TSECEP_3=y
110CONFIG_LCRR_DBYP_PLL_BYPASSED=y
111CONFIG_LCRR_CLKDIV_2=y
112CONFIG_SYS_FPGA_FLAVOR_GAZERBEAM=y
113CONFIG_CMD_IOLOOP=y
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]114CONFIG_SYS_MEMTEST_START=0x00001000
115CONFIG_SYS_MEMTEST_END=0x07e00000
Tom Rinic253f122022-05-12 10:02:06 -0400[diff] [blame]116CONFIG_SYS_BARGSIZE=1024
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]117CONFIG_SYS_MONITOR_LEN=524288
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]118CONFIG_FIT=y
119CONFIG_FIT_SIGNATURE=y
120CONFIG_FIT_VERBOSE=y
121CONFIG_OF_BOARD_SETUP=y
122CONFIG_OF_STDOUT_VIA_ALIAS=y
123CONFIG_BOOTDELAY=5
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]124CONFIG_AUTOBOOT_KEYED=y
125CONFIG_AUTOBOOT_STOP_STR=" "
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]126CONFIG_USE_BOOTCOMMAND=y
127CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/mmcblk0p3 rw rootwait console=$consoledev,$baudrate $othbootargs;ext2load mmc 0:2 ${kernel_addr} $bootfile;ext2load mmc 0:2 ${fdt_addr} $fdtfile;bootm ${kernel_addr} - ${fdt_addr}"
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]128# CONFIG_CONSOLE_MUX is not set
129CONFIG_SYS_CONSOLE_INFO_QUIET=y
130CONFIG_DISPLAY_CPUINFO=y
131# CONFIG_DISPLAY_BOARDINFO is not set
132CONFIG_DISPLAY_BOARDINFO_LATE=y
133CONFIG_BOARD_EARLY_INIT_R=y
134CONFIG_LAST_STAGE_INIT=y
135CONFIG_HUSH_PARSER=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]136CONFIG_SYS_CBSIZE=1024
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]137CONFIG_CMD_CPU=y
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]138CONFIG_SYS_BOOTM_LEN=0x800000
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]139CONFIG_CMD_BINOP=y
140CONFIG_CMD_MEMTEST=y
141CONFIG_SYS_ALT_MEMTEST=y
142CONFIG_CMD_GPIO=y
143CONFIG_CMD_I2C=y
Tom Rini5a70f172022-10-28 20:27:02 -0400[diff] [blame]144CONFIG_LOADS_ECHO=y
145CONFIG_SYS_LOADS_BAUD_CHANGE=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]146CONFIG_CMD_MMC=y
147CONFIG_CMD_AXI=y
148# CONFIG_CMD_SETEXPR is not set
149# CONFIG_CMD_NFS is not set
150CONFIG_CMD_MII=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]151CONFIG_CMD_PING=y
152CONFIG_CMD_CACHE=y
153CONFIG_CMD_HASH=y
154CONFIG_CMD_TPM=y
155CONFIG_CMD_EXT2=y
156CONFIG_DOS_PARTITION=y
157CONFIG_OF_CONTROL=y
158CONFIG_OF_LIVE=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]159CONFIG_ENV_OVERWRITE=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]160CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]161CONFIG_ENV_ADDR_REDUND=0xFE090000
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]162CONFIG_USE_BOOTFILE=y
163CONFIG_BOOTFILE="uImage"
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]164CONFIG_REGMAP=y
165CONFIG_AXI=y
166CONFIG_IHS_AXI=y
167CONFIG_CLK=y
Sean Anderson35b37542021-12-15 11:36:20 -0500[diff] [blame]168CONFIG_CLK_ICS8N3QV01=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]169CONFIG_CPU=y
170CONFIG_CPU_MPC83XX=y
Tom Rinif7eed202021-11-13 18:10:40 -0500[diff] [blame]171CONFIG_SYS_BR0_PRELIM_BOOL=y
172CONFIG_SYS_BR0_PRELIM=0xFE001001
173CONFIG_SYS_OR0_PRELIM=0xFF800FF6
174CONFIG_SYS_BR1_PRELIM_BOOL=y
175CONFIG_SYS_BR1_PRELIM=0xE0601001
176CONFIG_SYS_OR1_PRELIM=0xFFF00850
177CONFIG_SYS_BR2_PRELIM_BOOL=y
178CONFIG_SYS_BR2_PRELIM=0xE0701001
179CONFIG_SYS_OR2_PRELIM=0xFFF00850
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]180CONFIG_DM_PCA953X=y
181CONFIG_MPC8XXX_GPIO=y
182CONFIG_DM_I2C=y
183CONFIG_SYS_I2C_FSL=y
184CONFIG_SYS_I2C_IHS=y
185CONFIG_MISC=y
186CONFIG_GDSYS_RXAUI_CTRL=y
187CONFIG_GDSYS_IOEP=y
188CONFIG_MPC83XX_SERDES=y
189CONFIG_GDSYS_SOC=y
190CONFIG_IHS_FPGA=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]191CONFIG_FSL_ESDHC=y
Miquel Raynala903be42019-10-03 19:50:04 +0200[diff] [blame]192CONFIG_DM_MTD=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]193CONFIG_MTD_NOR_FLASH=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]194CONFIG_CFI_FLASH=y
195CONFIG_SYS_FLASH_PROTECTION=y
196CONFIG_SYS_FLASH_CFI=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]197CONFIG_SYS_MAX_FLASH_SECT=135
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]198CONFIG_PHYLIB_10G=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]199CONFIG_PHY_ATHEROS=y
200CONFIG_PHY_BROADCOM=y
201CONFIG_PHY_DAVICOM=y
202CONFIG_PHY_LXT=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]203CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]204CONFIG_PHY_NATSEMI=y
205CONFIG_PHY_REALTEK=y
206CONFIG_PHY_SMSC=y
207CONFIG_PHY_TERANETICS=y
208CONFIG_PHY_VITESSE=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]209CONFIG_TSEC_ENET=y
210# CONFIG_PCI is not set
211CONFIG_RAM=y
212CONFIG_MPC83XX_SDRAM=y
213CONFIG_DM_RESET=y
214CONFIG_DM_SERIAL=y
215CONFIG_SYS_NS16550=y
Simon Glass458b66a2020-11-05 06:32:05 -0700[diff] [blame]216CONFIG_SYSINFO=y
217CONFIG_SYSINFO_GAZERBEAM=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]218CONFIG_SYSRESET=y
Rasmus Villemoesb007e2e2019-12-13 15:47:58 +0000[diff] [blame]219CONFIG_SYSRESET_MPC83XX=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]220CONFIG_TIMER=y
221CONFIG_MPC83XX_TIMER=y
222CONFIG_TPM_ATMEL_TWI=y
223CONFIG_TPM_AUTH_SESSIONS=y
224# CONFIG_TPM_V2 is not set
Simon Glass52cb5042022-10-18 07:46:31 -0600[diff] [blame]225CONFIG_VIDEO=y
Dirk Eibach8fc40842019-03-29 10:18:19 +0100[diff] [blame]226CONFIG_DISPLAY=y
227CONFIG_LOGICORE_DP_TX=y
228CONFIG_OSD=y
229CONFIG_IHS_VIDEO_OUT=y
230CONFIG_TPM=y