Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fc809eb2faf3160842ec0db06a3ba2348ec7e3cf / . / configs / ls1043aqds_qspi_defconfig
blob: deac2ec907ca0151208342bcca127256af9a8010 [file] [log] [blame]
Qianyu Gong138a36a2016-01-25 15:16:07 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Qianyu Gong138a36a2016-01-25 15:16:07 +0800[diff] [blame]3CONFIG_TARGET_LS1043AQDS=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x40100000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x102000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]7CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
8CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1000fff0
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x2000
10CONFIG_ENV_OFFSET=0x300000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini1a195882021-08-18 23:12:33 -0400[diff] [blame]12CONFIG_SYS_I2C_MXC_I2C1=y
13CONFIG_SYS_I2C_MXC_I2C2=y
14CONFIG_SYS_I2C_MXC_I2C3=y
15CONFIG_SYS_I2C_MXC_I2C4=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]16CONFIG_DM_GPIO=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]17CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-qds-duart"
Tom Rini9d291f42022-06-20 08:07:44 -0400[diff] [blame]18CONFIG_FSL_LS_PPA=y
19CONFIG_ENV_ADDR=0x40300000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]20CONFIG_PCI=y
Tom Rini9d291f42022-06-20 08:07:44 -0400[diff] [blame]21CONFIG_AHCI=y
22CONFIG_LAYERSCAPE_NS_ACCESS=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]23CONFIG_PCIE1=y
24CONFIG_PCIE2=y
25CONFIG_PCIE3=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]26CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]27CONFIG_VID=y
28CONFIG_VID_FLS_ENV="ls1043aqds_vdd_mv"
29CONFIG_VOL_MONITOR_INA220=y
30CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinie24547a2022-03-30 18:07:32 -0400[diff] [blame]31CONFIG_FSL_QIXIS=y
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]32CONFIG_SYS_MEMTEST_START=0x80000000
33CONFIG_SYS_MEMTEST_END=0x9fffffff
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]34CONFIG_REMAKE_ELF=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]35CONFIG_MP=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]36CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]37CONFIG_FIT_VERBOSE=y
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]38CONFIG_DISTRO_DEFAULTS=y
Tom Rini0d130ad2016-06-27 22:40:17 -0400[diff] [blame]39CONFIG_QSPI_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]40CONFIG_BOOTDELAY=10
Tom Rini8d3a5882023-10-02 13:58:20 -0400[diff] [blame]41CONFIG_OF_BOARD_SETUP=y
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]42CONFIG_USE_BOOTARGS=y
43CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]44# CONFIG_USE_BOOTCOMMAND is not set
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]45CONFIG_ARCH_MISC_INIT=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]46CONFIG_MISC_INIT_R=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]47CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]48CONFIG_SYS_PBSIZE=532
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]49CONFIG_CMD_BOOTZ=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]50CONFIG_CMD_GREPENV=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]51CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]52CONFIG_CMD_MEMINFO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]53CONFIG_CMD_MEMTEST=y
Biwen Li007c48e2021-02-05 19:02:10 +0800[diff] [blame]54CONFIG_CMD_GPIO=y
Tom Rini3c0d7a22021-02-15 13:34:30 -0500[diff] [blame]55CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]56CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]57CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]58CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]59CONFIG_CMD_CACHE=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]60CONFIG_MTDPARTS_DEFAULT="mtdparts=spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Qianyu Gong138a36a2016-01-25 15:16:07 +0800[diff] [blame]61CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]62CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]63CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]64CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]65CONFIG_SATA=y
Peng Ma42c0d172019-01-30 19:13:32 +0800[diff] [blame]66CONFIG_SATA_CEVA=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]67CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]68CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]69CONFIG_DDR_ECC=y
70CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]71CONFIG_MPC8XXX_GPIO=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]72CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]73CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rini714482a2021-08-18 23:12:25 -0400[diff] [blame]74CONFIG_SYS_I2C_EARLY_INIT=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]75CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]76CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]77CONFIG_FSL_ESDHC=y
Ashish Kumarbfb99402019-07-09 14:50:15 +0530[diff] [blame]78# CONFIG_SPI_FLASH_BAR is not set
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]79CONFIG_SPI_FLASH_EON=y
Kuldeep Singh03adc942020-05-12 14:28:56 +0530[diff] [blame]80CONFIG_SPI_FLASH_SPANSION=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]81CONFIG_SPI_FLASH_STMICRO=y
82CONFIG_SPI_FLASH_SST=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]83CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]84CONFIG_PHYLIB_10G=y
85CONFIG_PHY_REALTEK=y
86CONFIG_PHY_VITESSE=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]87CONFIG_E1000=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]88CONFIG_NVME_PCI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]89CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]90CONFIG_PCIE_LAYERSCAPE_RC=y
Peng Ma42c0d172019-01-30 19:13:32 +0800[diff] [blame]91CONFIG_DM_SCSI=y
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]92CONFIG_SYS_NS16550_SERIAL=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]93CONFIG_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]94CONFIG_DM_SPI=y
Ashish Kumarbfb99402019-07-09 14:50:15 +0530[diff] [blame]95CONFIG_FSL_QSPI=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]96CONFIG_USB=y
97CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]98CONFIG_USB_XHCI_DWC3=y