blob: b2dce3a29f39caeec22981b921d4997e90994ee8 [file] [log] [blame]
Patrick Delaunay8e34fbb2022-05-20 18:24:39 +02001// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2/*
3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved
4 * Author: Alexandre Torgue <alexandre.torgue@foss.st.com>
5 */
6#include <dt-bindings/pinctrl/stm32-pinfunc.h>
7
8&pinctrl {
Patrick Delaunay7f2cba42023-04-24 16:21:10 +02009 adc1_usb_cc_pins_a: adc1-usb-cc-pins-0 {
10 pins {
11 pinmux = <STM32_PINMUX('F', 12, ANALOG)>, /* ADC1 in6 */
12 <STM32_PINMUX('A', 3, ANALOG)>; /* ADC1 in12 */
13 };
14 };
15
16 i2c1_pins_a: i2c1-0 {
17 pins {
18 pinmux = <STM32_PINMUX('D', 12, AF5)>, /* I2C1_SCL */
19 <STM32_PINMUX('E', 8, AF5)>; /* I2C1_SDA */
20 bias-disable;
21 drive-open-drain;
22 slew-rate = <0>;
23 };
24 };
25
26 i2c1_sleep_pins_a: i2c1-sleep-0 {
27 pins {
28 pinmux = <STM32_PINMUX('D', 12, ANALOG)>, /* I2C1_SCL */
29 <STM32_PINMUX('E', 8, ANALOG)>; /* I2C1_SDA */
30 };
31 };
32
33 i2c5_pins_a: i2c5-0 {
34 pins {
35 pinmux = <STM32_PINMUX('D', 1, AF4)>, /* I2C5_SCL */
36 <STM32_PINMUX('H', 6, AF4)>; /* I2C5_SDA */
37 bias-disable;
38 drive-open-drain;
39 slew-rate = <0>;
40 };
41 };
42
43 i2c5_sleep_pins_a: i2c5-sleep-0 {
44 pins {
45 pinmux = <STM32_PINMUX('D', 1, ANALOG)>, /* I2C5_SCL */
46 <STM32_PINMUX('H', 6, ANALOG)>; /* I2C5_SDA */
47 };
48 };
49
50 mcp23017_pins_a: mcp23017-0 {
51 pins {
52 pinmux = <STM32_PINMUX('G', 12, GPIO)>;
53 bias-pull-up;
54 };
55 };
56
57 pwm3_pins_a: pwm3-0 {
58 pins {
59 pinmux = <STM32_PINMUX('B', 1, AF2)>; /* TIM3_CH4 */
60 bias-pull-down;
61 drive-push-pull;
62 slew-rate = <0>;
63 };
64 };
65
66 pwm3_sleep_pins_a: pwm3-sleep-0 {
67 pins {
68 pinmux = <STM32_PINMUX('B', 1, ANALOG)>; /* TIM3_CH4 */
69 };
70 };
71
72 pwm4_pins_a: pwm4-0 {
73 pins {
74 pinmux = <STM32_PINMUX('D', 13, AF2)>; /* TIM4_CH2 */
75 bias-pull-down;
76 drive-push-pull;
77 slew-rate = <0>;
78 };
79 };
80
81 pwm4_sleep_pins_a: pwm4-sleep-0 {
82 pins {
83 pinmux = <STM32_PINMUX('D', 13, ANALOG)>; /* TIM4_CH2 */
84 };
85 };
86
87 pwm8_pins_a: pwm8-0 {
88 pins {
89 pinmux = <STM32_PINMUX('E', 5, AF3)>; /* TIM8_CH3 */
90 bias-pull-down;
91 drive-push-pull;
92 slew-rate = <0>;
93 };
94 };
95
96 pwm8_sleep_pins_a: pwm8-sleep-0 {
97 pins {
98 pinmux = <STM32_PINMUX('E', 5, ANALOG)>; /* TIM8_CH3 */
99 };
100 };
101
102 pwm14_pins_a: pwm14-0 {
103 pins {
104 pinmux = <STM32_PINMUX('F', 9, AF9)>; /* TIM14_CH1 */
105 bias-pull-down;
106 drive-push-pull;
107 slew-rate = <0>;
108 };
109 };
110
111 pwm14_sleep_pins_a: pwm14-sleep-0 {
112 pins {
113 pinmux = <STM32_PINMUX('F', 9, ANALOG)>; /* TIM14_CH1 */
114 };
115 };
116
Patrick Delaunay8e34fbb2022-05-20 18:24:39 +0200117 sdmmc1_b4_pins_a: sdmmc1-b4-0 {
118 pins {
119 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
120 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
121 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
122 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
123 <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
124 slew-rate = <1>;
125 drive-push-pull;
126 bias-disable;
127 };
128 };
129
130 sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 {
131 pins1 {
132 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
133 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
134 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
135 <STM32_PINMUX('C', 11, AF12)>; /* SDMMC1_D3 */
136 slew-rate = <1>;
137 drive-push-pull;
138 bias-disable;
139 };
140 pins2 {
141 pinmux = <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
142 slew-rate = <1>;
143 drive-open-drain;
144 bias-disable;
145 };
146 };
147
148 sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 {
149 pins {
150 pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
151 <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
152 <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
153 <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
154 <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
155 <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
156 };
157 };
158
159 sdmmc1_clk_pins_a: sdmmc1-clk-0 {
160 pins {
161 pinmux = <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1_CK */
162 slew-rate = <1>;
163 drive-push-pull;
164 bias-disable;
165 };
166 };
167
168 sdmmc2_b4_pins_a: sdmmc2-b4-0 {
169 pins {
170 pinmux = <STM32_PINMUX('B', 14, AF10)>, /* SDMMC2_D0 */
171 <STM32_PINMUX('B', 15, AF10)>, /* SDMMC2_D1 */
172 <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2_D2 */
173 <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2_D3 */
174 <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
175 slew-rate = <1>;
176 drive-push-pull;
177 bias-pull-up;
178 };
179 };
180
181 sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 {
182 pins1 {
183 pinmux = <STM32_PINMUX('B', 14, AF10)>, /* SDMMC2_D0 */
184 <STM32_PINMUX('B', 15, AF10)>, /* SDMMC2_D1 */
185 <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2_D2 */
186 <STM32_PINMUX('B', 4, AF10)>; /* SDMMC2_D3 */
187 slew-rate = <1>;
188 drive-push-pull;
189 bias-pull-up;
190 };
191 pins2 {
192 pinmux = <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
193 slew-rate = <1>;
194 drive-open-drain;
195 bias-pull-up;
196 };
197 };
198
199 sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 {
200 pins {
201 pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* SDMMC2_D0 */
202 <STM32_PINMUX('B', 15, ANALOG)>, /* SDMMC2_D1 */
203 <STM32_PINMUX('B', 3, ANALOG)>, /* SDMMC2_D2 */
204 <STM32_PINMUX('B', 4, ANALOG)>, /* SDMMC2_D3 */
205 <STM32_PINMUX('E', 3, ANALOG)>, /* SDMMC2_CK */
206 <STM32_PINMUX('G', 6, ANALOG)>; /* SDMMC2_CMD */
207 };
208 };
209
210 sdmmc2_clk_pins_a: sdmmc2-clk-0 {
211 pins {
212 pinmux = <STM32_PINMUX('E', 3, AF10)>; /* SDMMC2_CK */
213 slew-rate = <1>;
214 drive-push-pull;
215 bias-pull-up;
216 };
217 };
218
Patrick Delaunay7f2cba42023-04-24 16:21:10 +0200219 spi5_pins_a: spi5-0 {
220 pins1 {
221 pinmux = <STM32_PINMUX('H', 7, AF6)>, /* SPI5_SCK */
222 <STM32_PINMUX('H', 3, AF5)>; /* SPI5_MOSI */
223 bias-disable;
224 drive-push-pull;
225 slew-rate = <1>;
226 };
227
228 pins2 {
229 pinmux = <STM32_PINMUX('A', 8, AF5)>; /* SPI5_MISO */
230 bias-disable;
231 };
232 };
233
234 spi5_sleep_pins_a: spi5-sleep-0 {
235 pins {
236 pinmux = <STM32_PINMUX('H', 7, ANALOG)>, /* SPI5_SCK */
237 <STM32_PINMUX('A', 8, ANALOG)>, /* SPI5_MISO */
238 <STM32_PINMUX('H', 3, ANALOG)>; /* SPI5_MOSI */
239 };
240 };
241
242 stm32g0_intn_pins_a: stm32g0-intn-0 {
243 pins {
244 pinmux = <STM32_PINMUX('I', 2, GPIO)>;
245 bias-pull-up;
246 };
247 };
248
Patrick Delaunay8e34fbb2022-05-20 18:24:39 +0200249 uart4_pins_a: uart4-0 {
250 pins1 {
251 pinmux = <STM32_PINMUX('D', 6, AF8)>; /* UART4_TX */
252 bias-disable;
253 drive-push-pull;
254 slew-rate = <0>;
255 };
256 pins2 {
257 pinmux = <STM32_PINMUX('D', 8, AF8)>; /* UART4_RX */
258 bias-disable;
259 };
260 };
261};