blob: a6822d29fe2a946310c2f537590f17c81a298522 [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
wdenk9ca7bbc2004-10-09 23:25:58 +00002 * MPC823 and PXA LCD Controller
wdenkfe8c2802002-11-03 00:38:21 +00003 *
4 * Modeled after video interface by Paolo Scaffardi
5 *
6 *
7 * (C) Copyright 2001
8 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
wdenk9ca7bbc2004-10-09 23:25:58 +000020 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
wdenkfe8c2802002-11-03 00:38:21 +000021 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#ifndef _LCD_H_
30#define _LCD_H_
31
wdenk4e112c12003-06-03 23:54:09 +000032extern char lcd_is_enabled;
33
wdenk9ca7bbc2004-10-09 23:25:58 +000034extern int lcd_line_length;
35extern int lcd_color_fg;
36extern int lcd_color_bg;
37
38/*
39 * Frame buffer memory information
40 */
41extern void *lcd_base; /* Start of framebuffer memory */
42extern void *lcd_console_address; /* Start of console buffer */
43
44extern short console_col;
45extern short console_row;
Alessandro Rubini465c45a2009-07-19 17:52:27 +020046extern struct vidinfo panel_info;
47
48extern void lcd_ctrl_init (void *lcdbase);
49extern void lcd_enable (void);
Nikita Kiryanove0eba1f2013-01-30 21:39:57 +000050extern int board_splash_screen_prepare(void);
Alessandro Rubini465c45a2009-07-19 17:52:27 +020051
52/* setcolreg used in 8bpp/16bpp; initcolregs used in monochrome */
53extern void lcd_setcolreg (ushort regno,
54 ushort red, ushort green, ushort blue);
55extern void lcd_initcolregs (void);
56
57/* gunzip_bmp used if CONFIG_VIDEO_BMP_GZIP */
58extern struct bmp_image *gunzip_bmp(unsigned long addr, unsigned long *lenp);
Anatolij Gustschin7a49e6f2012-04-27 04:38:06 +000059extern int bmp_display(ulong addr, int x, int y);
wdenk9ca7bbc2004-10-09 23:25:58 +000060
Simon Glassef45ffd2012-10-30 13:40:18 +000061/**
62 * Set whether we need to flush the dcache when changing the LCD image. This
63 * defaults to off.
64 *
65 * @param flush non-zero to flush cache after update, 0 to skip
66 */
67void lcd_set_flush_dcache(int flush);
68
wdenk9ca7bbc2004-10-09 23:25:58 +000069#if defined CONFIG_MPC823
70/*
71 * LCD controller stucture for MPC823 CPU
72 */
73typedef struct vidinfo {
74 ushort vl_col; /* Number of columns (i.e. 640) */
75 ushort vl_row; /* Number of rows (i.e. 480) */
76 ushort vl_width; /* Width of display area in millimeters */
77 ushort vl_height; /* Height of display area in millimeters */
78
79 /* LCD configuration register */
80 u_char vl_clkp; /* Clock polarity */
81 u_char vl_oep; /* Output Enable polarity */
82 u_char vl_hsp; /* Horizontal Sync polarity */
83 u_char vl_vsp; /* Vertical Sync polarity */
84 u_char vl_dp; /* Data polarity */
85 u_char vl_bpix; /* Bits per pixel, 0 = 1, 1 = 2, 2 = 4, 3 = 8 */
86 u_char vl_lbw; /* LCD Bus width, 0 = 4, 1 = 8 */
87 u_char vl_splt; /* Split display, 0 = single-scan, 1 = dual-scan */
88 u_char vl_clor; /* Color, 0 = mono, 1 = color */
89 u_char vl_tft; /* 0 = passive, 1 = TFT */
90
91 /* Horizontal control register. Timing from data sheet */
92 ushort vl_wbl; /* Wait between lines */
93
94 /* Vertical control register */
95 u_char vl_vpw; /* Vertical sync pulse width */
96 u_char vl_lcdac; /* LCD AC timing */
97 u_char vl_wbf; /* Wait between frames */
98} vidinfo_t;
99
Marek Vasut85cc88a2011-11-26 07:20:07 +0100100#elif defined(CONFIG_CPU_PXA25X) || defined(CONFIG_CPU_PXA27X) || \
101 defined CONFIG_CPU_MONAHANS
wdenk9ca7bbc2004-10-09 23:25:58 +0000102/*
103 * PXA LCD DMA descriptor
104 */
105struct pxafb_dma_descriptor {
106 u_long fdadr; /* Frame descriptor address register */
107 u_long fsadr; /* Frame source address register */
108 u_long fidr; /* Frame ID register */
109 u_long ldcmd; /* Command register */
110};
111
112/*
113 * PXA LCD info
114 */
115struct pxafb_info {
116
117 /* Misc registers */
118 u_long reg_lccr3;
119 u_long reg_lccr2;
120 u_long reg_lccr1;
121 u_long reg_lccr0;
122 u_long fdadr0;
123 u_long fdadr1;
124
125 /* DMA descriptors */
126 struct pxafb_dma_descriptor * dmadesc_fblow;
127 struct pxafb_dma_descriptor * dmadesc_fbhigh;
128 struct pxafb_dma_descriptor * dmadesc_palette;
129
130 u_long screen; /* physical address of frame buffer */
131 u_long palette; /* physical address of palette memory */
132 u_int palette_size;
133};
134
135/*
136 * LCD controller stucture for PXA CPU
137 */
138typedef struct vidinfo {
139 ushort vl_col; /* Number of columns (i.e. 640) */
140 ushort vl_row; /* Number of rows (i.e. 480) */
141 ushort vl_width; /* Width of display area in millimeters */
142 ushort vl_height; /* Height of display area in millimeters */
143
144 /* LCD configuration register */
145 u_char vl_clkp; /* Clock polarity */
146 u_char vl_oep; /* Output Enable polarity */
147 u_char vl_hsp; /* Horizontal Sync polarity */
148 u_char vl_vsp; /* Vertical Sync polarity */
149 u_char vl_dp; /* Data polarity */
150 u_char vl_bpix; /* Bits per pixel, 0 = 1, 1 = 2, 2 = 4, 3 = 8, 4 = 16 */
151 u_char vl_lbw; /* LCD Bus width, 0 = 4, 1 = 8 */
152 u_char vl_splt; /* Split display, 0 = single-scan, 1 = dual-scan */
153 u_char vl_clor; /* Color, 0 = mono, 1 = color */
154 u_char vl_tft; /* 0 = passive, 1 = TFT */
155
156 /* Horizontal control register. Timing from data sheet */
157 ushort vl_hpw; /* Horz sync pulse width */
158 u_char vl_blw; /* Wait before of line */
159 u_char vl_elw; /* Wait end of line */
160
161 /* Vertical control register. */
162 u_char vl_vpw; /* Vertical sync pulse width */
163 u_char vl_bfw; /* Wait before of frame */
164 u_char vl_efw; /* Wait end of frame */
165
166 /* PXA LCD controller params */
167 struct pxafb_info pxa;
168} vidinfo_t;
169
Bo Shen8dd55282012-05-25 00:59:58 +0000170#elif defined(CONFIG_ATMEL_LCD) || defined(CONFIG_ATMEL_HLCD)
Stelian Popf6f86652008-05-09 21:57:18 +0200171
172typedef struct vidinfo {
Marek Vasut21e69c12011-10-24 23:41:00 +0000173 ushort vl_col; /* Number of columns (i.e. 640) */
174 ushort vl_row; /* Number of rows (i.e. 480) */
Stelian Popf6f86652008-05-09 21:57:18 +0200175 u_long vl_clk; /* pixel clock in ps */
176
177 /* LCD configuration register */
178 u_long vl_sync; /* Horizontal / vertical sync */
179 u_long vl_bpix; /* Bits per pixel, 0 = 1, 1 = 2, 2 = 4, 3 = 8, 4 = 16 */
180 u_long vl_tft; /* 0 = passive, 1 = TFT */
Alexander Stein7fd4ea52010-07-20 08:55:40 +0200181 u_long vl_cont_pol_low; /* contrast polarity is low */
Bo Shen8dd55282012-05-25 00:59:58 +0000182 u_long vl_clk_pol; /* clock polarity */
Stelian Popf6f86652008-05-09 21:57:18 +0200183
184 /* Horizontal control register. */
185 u_long vl_hsync_len; /* Length of horizontal sync */
186 u_long vl_left_margin; /* Time from sync to picture */
187 u_long vl_right_margin; /* Time from picture to sync */
188
189 /* Vertical control register. */
190 u_long vl_vsync_len; /* Length of vertical sync */
191 u_long vl_upper_margin; /* Time from sync to picture */
192 u_long vl_lower_margin; /* Time from picture to sync */
193
194 u_long mmio; /* Memory mapped registers */
195} vidinfo_t;
196
Donghwa Lee0e6f77d2012-04-05 19:36:15 +0000197#elif defined(CONFIG_EXYNOS_FB)
198
199enum {
200 FIMD_RGB_INTERFACE = 1,
201 FIMD_CPU_INTERFACE = 2,
202};
203
Donghwa Lee37980dd2012-05-09 19:23:46 +0000204enum exynos_fb_rgb_mode_t {
205 MODE_RGB_P = 0,
206 MODE_BGR_P = 1,
207 MODE_RGB_S = 2,
208 MODE_BGR_S = 3,
209};
210
Donghwa Lee0e6f77d2012-04-05 19:36:15 +0000211typedef struct vidinfo {
212 ushort vl_col; /* Number of columns (i.e. 640) */
213 ushort vl_row; /* Number of rows (i.e. 480) */
214 ushort vl_width; /* Width of display area in millimeters */
215 ushort vl_height; /* Height of display area in millimeters */
216
217 /* LCD configuration register */
218 u_char vl_freq; /* Frequency */
219 u_char vl_clkp; /* Clock polarity */
220 u_char vl_oep; /* Output Enable polarity */
221 u_char vl_hsp; /* Horizontal Sync polarity */
222 u_char vl_vsp; /* Vertical Sync polarity */
223 u_char vl_dp; /* Data polarity */
224 u_char vl_bpix; /* Bits per pixel */
225
226 /* Horizontal control register. Timing from data sheet */
227 u_char vl_hspw; /* Horz sync pulse width */
228 u_char vl_hfpd; /* Wait before of line */
229 u_char vl_hbpd; /* Wait end of line */
230
231 /* Vertical control register. */
232 u_char vl_vspw; /* Vertical sync pulse width */
233 u_char vl_vfpd; /* Wait before of frame */
234 u_char vl_vbpd; /* Wait end of frame */
235 u_char vl_cmd_allow_len; /* Wait end of frame */
236
Donghwa Lee0e6f77d2012-04-05 19:36:15 +0000237 unsigned int win_id;
238 unsigned int init_delay;
239 unsigned int power_on_delay;
240 unsigned int reset_delay;
241 unsigned int interface_mode;
242 unsigned int mipi_enabled;
Donghwa Leebe91a412012-07-02 01:16:05 +0000243 unsigned int dp_enabled;
Donghwa Lee0e6f77d2012-04-05 19:36:15 +0000244 unsigned int cs_setup;
245 unsigned int wr_setup;
246 unsigned int wr_act;
247 unsigned int wr_hold;
Donghwa Lee37980dd2012-05-09 19:23:46 +0000248 unsigned int logo_on;
249 unsigned int logo_width;
250 unsigned int logo_height;
251 unsigned long logo_addr;
252 unsigned int rgb_mode;
253 unsigned int resolution;
Donghwa Lee0e6f77d2012-04-05 19:36:15 +0000254
255 /* parent clock name(MPLL, EPLL or VPLL) */
256 unsigned int pclk_name;
257 /* ratio value for source clock from parent clock. */
258 unsigned int sclk_div;
259
260 unsigned int dual_lcd_enabled;
261
262} vidinfo_t;
263
264void init_panel_info(vidinfo_t *vid);
265
Guennadi Liakhovetski332d0b52009-02-06 10:37:53 +0100266#else
267
268typedef struct vidinfo {
269 ushort vl_col; /* Number of columns (i.e. 160) */
270 ushort vl_row; /* Number of rows (i.e. 100) */
271
272 u_char vl_bpix; /* Bits per pixel, 0 = 1 */
273
274 ushort *cmap; /* Pointer to the colormap */
275
276 void *priv; /* Pointer to driver-specific data */
277} vidinfo_t;
278
Marek Vasut85cc88a2011-11-26 07:20:07 +0100279#endif /* CONFIG_MPC823, CONFIG_CPU_PXA25X, CONFIG_MCC200, CONFIG_ATMEL_LCD */
wdenk9ca7bbc2004-10-09 23:25:58 +0000280
Alessandro Rubini249ce8a2009-07-21 14:09:45 +0200281extern vidinfo_t panel_info;
282
wdenkfe8c2802002-11-03 00:38:21 +0000283/* Video functions */
284
wdenk9ca7bbc2004-10-09 23:25:58 +0000285#if defined(CONFIG_RBC823)
286void lcd_disable (void);
287#endif
288
289
wdenk0811ded2004-06-25 23:35:58 +0000290/* int lcd_init (void *lcdbase); */
wdenkfe8c2802002-11-03 00:38:21 +0000291void lcd_putc (const char c);
292void lcd_puts (const char *s);
293void lcd_printf (const char *fmt, ...);
Che-Liang Chiou2444b172011-10-20 23:07:03 +0000294void lcd_clear(void);
295int lcd_display_bitmap(ulong bmp_image, int x, int y);
wdenkfe8c2802002-11-03 00:38:21 +0000296
Vadim Bendeburya7eaa2f2012-09-28 15:11:13 +0000297/**
298 * Get the width of the LCD in pixels
299 *
300 * @return width of LCD in pixels
301 */
302int lcd_get_pixel_width(void);
303
304/**
305 * Get the height of the LCD in pixels
306 *
307 * @return height of LCD in pixels
308 */
309int lcd_get_pixel_height(void);
310
311/**
312 * Get the number of text lines/rows on the LCD
313 *
314 * @return number of rows
315 */
316int lcd_get_screen_rows(void);
317
318/**
319 * Get the number of text columns on the LCD
320 *
321 * @return number of columns
322 */
323int lcd_get_screen_columns(void);
324
325/**
326 * Set the position of the text cursor
327 *
328 * @param col Column to place cursor (0 = left side)
329 * @param row Row to place cursor (0 = top line)
330 */
331void lcd_position_cursor(unsigned col, unsigned row);
332
Haavard Skinnemoenddbcf952008-09-01 16:21:22 +0200333/* Allow boards to customize the information displayed */
334void lcd_show_board_info(void);
wdenk9ca7bbc2004-10-09 23:25:58 +0000335
Simon Glass599a4df2012-10-17 13:24:54 +0000336/* Return the size of the LCD frame buffer, and the line length */
337int lcd_get_size(int *line_length);
338
wdenk9ca7bbc2004-10-09 23:25:58 +0000339/************************************************************************/
340/* ** BITMAP DISPLAY SUPPORT */
341/************************************************************************/
Jon Loeliger2517d972007-07-09 17:15:49 -0500342#if defined(CONFIG_CMD_BMP) || defined(CONFIG_SPLASH_SCREEN)
wdenk9ca7bbc2004-10-09 23:25:58 +0000343# include <bmp_layout.h>
344# include <asm/byteorder.h>
Jon Loeliger2517d972007-07-09 17:15:49 -0500345#endif
wdenk9ca7bbc2004-10-09 23:25:58 +0000346
wdenk9ca7bbc2004-10-09 23:25:58 +0000347/*
348 * Information about displays we are using. This is for configuring
349 * the LCD controller and memory allocation. Someone has to know what
350 * is connected, as we can't autodetect anything.
351 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200352#define CONFIG_SYS_HIGH 0 /* Pins are active high */
353#define CONFIG_SYS_LOW 1 /* Pins are active low */
wdenk9ca7bbc2004-10-09 23:25:58 +0000354
355#define LCD_MONOCHROME 0
356#define LCD_COLOR2 1
357#define LCD_COLOR4 2
358#define LCD_COLOR8 3
359#define LCD_COLOR16 4
360
361/*----------------------------------------------------------------------*/
wdenk2b9d1862005-07-04 00:03:16 +0000362#if defined(CONFIG_LCD_INFO_BELOW_LOGO)
wdenk9ca7bbc2004-10-09 23:25:58 +0000363# define LCD_INFO_X 0
364# define LCD_INFO_Y (BMP_LOGO_HEIGHT + VIDEO_FONT_HEIGHT)
365#elif defined(CONFIG_LCD_LOGO)
366# define LCD_INFO_X (BMP_LOGO_WIDTH + 4 * VIDEO_FONT_WIDTH)
367# define LCD_INFO_Y (VIDEO_FONT_HEIGHT)
368#else
369# define LCD_INFO_X (VIDEO_FONT_WIDTH)
370# define LCD_INFO_Y (VIDEO_FONT_HEIGHT)
371#endif
372
373/* Default to 8bpp if bit depth not specified */
374#ifndef LCD_BPP
375# define LCD_BPP LCD_COLOR8
376#endif
377#ifndef LCD_DF
378# define LCD_DF 1
379#endif
380
381/* Calculate nr. of bits per pixel and nr. of colors */
382#define NBITS(bit_code) (1 << (bit_code))
383#define NCOLORS(bit_code) (1 << NBITS(bit_code))
384
385/************************************************************************/
386/* ** CONSOLE CONSTANTS */
387/************************************************************************/
388#if LCD_BPP == LCD_MONOCHROME
389
390/*
391 * Simple black/white definitions
392 */
393# define CONSOLE_COLOR_BLACK 0
394# define CONSOLE_COLOR_WHITE 1 /* Must remain last / highest */
395
396#elif LCD_BPP == LCD_COLOR8
397
398/*
399 * 8bpp color definitions
400 */
401# define CONSOLE_COLOR_BLACK 0
402# define CONSOLE_COLOR_RED 1
403# define CONSOLE_COLOR_GREEN 2
404# define CONSOLE_COLOR_YELLOW 3
405# define CONSOLE_COLOR_BLUE 4
406# define CONSOLE_COLOR_MAGENTA 5
407# define CONSOLE_COLOR_CYAN 6
408# define CONSOLE_COLOR_GREY 14
409# define CONSOLE_COLOR_WHITE 15 /* Must remain last / highest */
410
411#else
412
413/*
414 * 16bpp color definitions
415 */
416# define CONSOLE_COLOR_BLACK 0x0000
417# define CONSOLE_COLOR_WHITE 0xffff /* Must remain last / highest */
418
419#endif /* color definitions */
420
wdenk9ca7bbc2004-10-09 23:25:58 +0000421/************************************************************************/
422#ifndef PAGE_SIZE
423# define PAGE_SIZE 4096
424#endif
425
426/************************************************************************/
427/* ** CONSOLE DEFINITIONS & FUNCTIONS */
428/************************************************************************/
wdenk2b9d1862005-07-04 00:03:16 +0000429#if defined(CONFIG_LCD_LOGO) && !defined(CONFIG_LCD_INFO_BELOW_LOGO)
wdenk9ca7bbc2004-10-09 23:25:58 +0000430# define CONSOLE_ROWS ((panel_info.vl_row-BMP_LOGO_HEIGHT) \
431 / VIDEO_FONT_HEIGHT)
432#else
433# define CONSOLE_ROWS (panel_info.vl_row / VIDEO_FONT_HEIGHT)
434#endif
435
436#define CONSOLE_COLS (panel_info.vl_col / VIDEO_FONT_WIDTH)
437#define CONSOLE_ROW_SIZE (VIDEO_FONT_HEIGHT * lcd_line_length)
438#define CONSOLE_ROW_FIRST (lcd_console_address)
439#define CONSOLE_ROW_SECOND (lcd_console_address + CONSOLE_ROW_SIZE)
440#define CONSOLE_ROW_LAST (lcd_console_address + CONSOLE_SIZE \
441 - CONSOLE_ROW_SIZE)
442#define CONSOLE_SIZE (CONSOLE_ROW_SIZE * CONSOLE_ROWS)
443#define CONSOLE_SCROLL_SIZE (CONSOLE_SIZE - CONSOLE_ROW_SIZE)
444
445#if LCD_BPP == LCD_MONOCHROME
446# define COLOR_MASK(c) ((c) | (c) << 1 | (c) << 2 | (c) << 3 | \
447 (c) << 4 | (c) << 5 | (c) << 6 | (c) << 7)
Mark Jackson8ef053f2009-07-21 11:18:44 +0100448#elif (LCD_BPP == LCD_COLOR8) || (LCD_BPP == LCD_COLOR16)
wdenk9ca7bbc2004-10-09 23:25:58 +0000449# define COLOR_MASK(c) (c)
450#else
451# error Unsupported LCD BPP.
wdenkfe8c2802002-11-03 00:38:21 +0000452#endif
wdenk9ca7bbc2004-10-09 23:25:58 +0000453
454/************************************************************************/
455
456#endif /* _LCD_H_ */