blob: 6526478a960d557774ab6808870dd825fd99f8b9 [file] [log] [blame]
Sergey Kubushyne8f39122007-08-10 20:26:18 +02001/*
2 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Sergey Kubushyne8f39122007-08-10 20:26:18 +02005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
Sergey Kubushyne8f39122007-08-10 20:26:18 +02009
10/*
11 * Define this to make U-Boot skip low level initialization when loaded
12 * by initial bootloader. Not required by NAND U-Boot version but IS
13 * required for a NOR version used to burn the real NOR U-Boot into
14 * NOR Flash. NAND and NOR support for DaVinci chips is mutually exclusive
15 * so it is NOT possible to build a U-Boot with both NAND and NOR routines.
16 * NOR U-Boot is loaded directly from Flash so it must perform all the
17 * low level initialization itself. NAND version is loaded by an initial
18 * bootloader (UBL in TI-ese) that performs such an initialization so it's
19 * skipped in NAND version. The third DaVinci boot mode loads a bootloader
20 * via UART0 and that bootloader in turn loads and runs U-Boot (or whatever)
21 * performing low level init prior to loading. All that means we can NOT use
22 * NAND version to put U-Boot into NOR because it doesn't have NOR support and
23 * we can NOT use NOR version because it performs low level initialization
24 * effectively destroying itself in DDR memory. That's why a separate NOR
25 * version with this define is needed. It is loaded via UART, then one uses
26 * it to somehow download a proper NOR version built WITHOUT this define to
27 * RAM (tftp?) and burn it to NOR Flash. I would be probably able to squeeze
28 * NOR support into the initial bootloader so it won't be needed but DaVinci
29 * static RAM might be too small for this (I have something like 2Kbytes left
30 * as of now, without NOR support) so this might've not happened...
31 *
32#define CONFIG_NOR_UART_BOOT
33 */
34
35/*=======*/
36/* Board */
37/*=======*/
38#define DV_EVM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020039#define CONFIG_SYS_NAND_SMALLPAGE
Sandeep Paulrajc492a7d2010-12-11 10:47:30 -050040#define CONFIG_SYS_USE_NAND
Sergey Kubushyne8f39122007-08-10 20:26:18 +020041/*===================*/
42/* SoC Configuration */
43/*===================*/
44#define CONFIG_ARM926EJS /* arm926ejs CPU core */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020045#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
46#define CONFIG_SYS_HZ_CLOCK 27000000 /* Timer Input clock freq */
47#define CONFIG_SYS_HZ 1000
David Brownell5f02add2009-05-15 23:44:08 +020048#define CONFIG_SOC_DM644X
Sergey Kubushyne8f39122007-08-10 20:26:18 +020049/*====================================================*/
50/* EEPROM definitions for Atmel 24C256BN SEEPROM chip */
51/* on Sonata/DV_EVM board. No EEPROM on schmoogie. */
52/*====================================================*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020053#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
54#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
55#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
56#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
Sergey Kubushyne8f39122007-08-10 20:26:18 +020057/*=============*/
58/* Memory Info */
59/*=============*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020060#define CONFIG_SYS_MALLOC_LEN (0x10000 + 128*1024) /* malloc() len */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020061#define CONFIG_SYS_MEMTEST_START 0x80000000 /* memtest start address */
62#define CONFIG_SYS_MEMTEST_END 0x81000000 /* 16MB RAM test */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020063#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020064#define PHYS_SDRAM_1 0x80000000 /* DDR Start */
65#define PHYS_SDRAM_1_SIZE 0x10000000 /* DDR size 256MB */
Sandeep Paulrajc492a7d2010-12-11 10:47:30 -050066
Sergey Kubushyne8f39122007-08-10 20:26:18 +020067#define DDR_8BANKS /* 8-bank DDR2 (256MB) */
68/*====================*/
69/* Serial Driver info */
70/*====================*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020071#define CONFIG_SYS_NS16550
72#define CONFIG_SYS_NS16550_SERIAL
David Brownellfedd22d2009-04-12 15:38:06 -070073#define CONFIG_SYS_NS16550_REG_SIZE -4 /* NS16550 register size, byteorder */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020074#define CONFIG_SYS_NS16550_COM1 0x01c20000 /* Base address of UART0 */
David Brownell1fc59072009-04-12 15:40:16 -070075#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK /* Input clock to NS16550 */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020076#define CONFIG_CONS_INDEX 1 /* use UART0 for console */
77#define CONFIG_BAUDRATE 115200 /* Default baud rate */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020078/*===================*/
79/* I2C Configuration */
80/*===================*/
81#define CONFIG_HARD_I2C
82#define CONFIG_DRIVER_DAVINCI_I2C
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020083#define CONFIG_SYS_I2C_SPEED 80000 /* 100Kbps won't work, silicon bug */
84#define CONFIG_SYS_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
Sergey Kubushyne8f39122007-08-10 20:26:18 +020085/*==================================*/
86/* Network & Ethernet Configuration */
87/*==================================*/
88#define CONFIG_DRIVER_TI_EMAC
89#define CONFIG_MII
90#define CONFIG_BOOTP_DEFAULT
91#define CONFIG_BOOTP_DNS
92#define CONFIG_BOOTP_DNS2
93#define CONFIG_BOOTP_SEND_HOSTNAME
94#define CONFIG_NET_RETRY_COUNT 10
95/*=====================*/
96/* Flash & Environment */
97/*=====================*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020098#ifdef CONFIG_SYS_USE_NAND
Jean-Christophe PLAGNIOL-VILLARDf6812502009-03-30 18:58:39 +020099#define CONFIG_NAND_DAVINCI
Nick Thompson789c8872009-12-12 12:12:26 -0500100#define CONFIG_SYS_NAND_CS 2
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200101#undef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200102#define CONFIG_SYS_NO_FLASH
Jean-Christophe PLAGNIOL-VILLARDdda84dd2008-09-10 22:47:58 +0200103#define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200104#ifdef CONFIG_SYS_NAND_SMALLPAGE
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200105#define CONFIG_ENV_SECT_SIZE 512 /* Env sector Size */
Sandeep Paulraj391d1a62009-09-08 17:09:52 -0400106#define CONFIG_ENV_SIZE (16 << 10) /* 16 KiB */
David Brownell451af0a2009-05-15 23:47:13 +0200107#define CONFIG_MTD_PARTITIONS
Sandeep Paulraj7533bc02009-09-09 15:26:00 -0400108#define CONFIG_MTD_DEVICE
David Brownell451af0a2009-05-15 23:47:13 +0200109#define CONFIG_CMD_MTDPARTS
110#define MTDIDS_DEFAULT \
111 "nand0=davinci_nand.0"
112#define MTDPARTS_DEFAULT \
113 "mtdparts=davinci_nand.0:384k(bootloader)ro,4m(kernel),-(filesystem)"
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200114#else
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200115#define CONFIG_ENV_SECT_SIZE 2048 /* Env sector Size */
Sandeep Paulraj391d1a62009-09-08 17:09:52 -0400116#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200117#endif
118#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200119#define CONFIG_SYS_NAND_BASE 0x02000000
David Brownell451af0a2009-05-15 23:47:13 +0200120#define CONFIG_SYS_NAND_USE_FLASH_BBT
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200121#define CONFIG_SYS_NAND_HW_ECC
122#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200123#define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200124#elif defined(CONFIG_SYS_USE_NOR)
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200125#ifdef CONFIG_NOR_UART_BOOT
126#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200127#else
128#undef CONFIG_SKIP_LOWLEVEL_INIT
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200129#endif
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200130#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200131#undef CONFIG_SYS_NO_FLASH
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200132#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200133#define CONFIG_SYS_FLASH_CFI
134#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of flash banks */
135#define CONFIG_SYS_FLASH_SECT_SZ 0x10000 /* 64KB sect size AMD Flash */
136#define CONFIG_ENV_OFFSET (CONFIG_SYS_FLASH_SECT_SZ*3)
Wolfgang Denka1be4762008-05-20 16:00:29 +0200137#define PHYS_FLASH_1 0x02000000 /* CS2 Base address */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200138#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 /* Flash Base for U-Boot */
Wolfgang Denka1be4762008-05-20 16:00:29 +0200139#define PHYS_FLASH_SIZE 0x2000000 /* Flash size 32MB */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200140#define CONFIG_SYS_MAX_FLASH_SECT (PHYS_FLASH_SIZE/CONFIG_SYS_FLASH_SECT_SZ)
141#define CONFIG_ENV_SECT_SIZE CONFIG_SYS_FLASH_SECT_SZ /* Env sector Size */
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200142#endif
143/*==============================*/
144/* U-Boot general configuration */
145/*==============================*/
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200146#define CONFIG_MISC_INIT_R
Wolfgang Denka48499f2008-04-11 15:11:26 +0200147#undef CONFIG_BOOTDELAY
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200148#define CONFIG_BOOTFILE "uImage" /* Boot file name */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200149#define CONFIG_SYS_PROMPT "U-Boot > " /* Monitor Command Prompt */
150#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
151#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print buffer sz */
152#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
153#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
154#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* default Linux kernel load address */
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200155#define CONFIG_VERSION_VARIABLE
156#define CONFIG_AUTO_COMPLETE /* Won't work with hush so far, may be later */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200157#define CONFIG_SYS_HUSH_PARSER
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200158#define CONFIG_CMDLINE_EDITING
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200159#define CONFIG_SYS_LONGHELP
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200160#define CONFIG_CRC32_VERIFY
161#define CONFIG_MX_CYCLIC
Thomas Abraham08658a82009-01-04 09:41:20 +0530162#define CONFIG_MUSB_HCD
163#define CONFIG_USB_DAVINCI
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200164/*===================*/
165/* Linux Information */
166/*===================*/
167#define LINUX_BOOT_PARAM_ADDR 0x80000100
168#define CONFIG_CMDLINE_TAG
169#define CONFIG_SETUP_MEMORY_TAGS
170#define CONFIG_BOOTARGS "mem=120M console=ttyS0,115200n8 root=/dev/hda1 rw noinitrd ip=dhcp"
171#define CONFIG_BOOTCOMMAND "setenv setboot setenv bootargs \\$(bootargs) video=dm64xxfb:output=\\$(videostd);run setboot; bootm 0x2050000"
172/*=================*/
173/* U-Boot commands */
174/*=================*/
175#include <config_cmd_default.h>
176#define CONFIG_CMD_ASKENV
177#define CONFIG_CMD_DHCP
178#define CONFIG_CMD_DIAG
179#define CONFIG_CMD_I2C
180#define CONFIG_CMD_MII
181#define CONFIG_CMD_PING
182#define CONFIG_CMD_SAVES
183#define CONFIG_CMD_EEPROM
184#undef CONFIG_CMD_BDI
Hadli, Manjunath0dfccbe2012-02-06 00:30:44 +0000185
186#ifdef CONFIG_CMD_BDI
187#define CONFIG_CLOCKS
188#endif
189
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200190#undef CONFIG_CMD_FPGA
191#undef CONFIG_CMD_SETGETDCR
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200192#ifdef CONFIG_SYS_USE_NAND
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200193#undef CONFIG_CMD_FLASH
194#undef CONFIG_CMD_IMLS
195#define CONFIG_CMD_NAND
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200196#elif defined(CONFIG_SYS_USE_NOR)
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200197#define CONFIG_CMD_JFFS2
198#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200199#error "Either CONFIG_SYS_USE_NAND or CONFIG_SYS_USE_NOR _MUST_ be defined !!!"
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200200#endif
Thomas Abraham08658a82009-01-04 09:41:20 +0530201/*==========================*/
202/* USB MSC support (if any) */
203/*==========================*/
204#ifdef CONFIG_USB_DAVINCI
205#define CONFIG_CMD_USB
206#ifdef CONFIG_MUSB_HCD
207#define CONFIG_USB_STORAGE
208#define CONFIG_CMD_STORAGE
209#define CONFIG_CMD_FAT
210#define CONFIG_DOS_PARTITION
211#endif
212#ifdef CONFIG_USB_KEYBOARD
213#define CONFIG_SYS_USB_EVENT_POLL
214#define CONFIG_PREBOOT "usb start"
215#endif
216#endif
Sandeep Paulrajc492a7d2010-12-11 10:47:30 -0500217
218#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
219
220#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
221#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
222#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + \
223 CONFIG_SYS_INIT_RAM_SIZE - \
224 GENERATED_GBL_DATA_SIZE)
225
Sergey Kubushyne8f39122007-08-10 20:26:18 +0200226#endif /* __CONFIG_H */