Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fb6166ad8fdea797684d542dda21dc42b1085453 / . / configs / ga10h_v1_1_defconfig
blob: 417a89ce7093541d033aca5f7118751558811071 [file] [log] [blame]
Joe Hershbergeradd55892015-05-05 19:08:13 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
3CONFIG_MACH_SUN8I_A33=y
4CONFIG_DRAM_CLK=432
5CONFIG_DRAM_ZQ=15291
6CONFIG_DRAM_ODT_EN=y
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]7CONFIG_USB0_VBUS_PIN="AXP0-VBUS-ENABLE"
8CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
Hans de Goede0c86ceb2015-06-17 21:16:59 +0200[diff] [blame]9CONFIG_USB0_ID_DET="PH8"
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]10CONFIG_AXP_GPIO=y
11CONFIG_VIDEO_LCD_MODE="x:1024,y:600,depth:18,pclk_khz:52000,le:138,ri:162,up:22,lo:10,hs:20,vs:3,sync:3,vmode:0"
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]12CONFIG_VIDEO_LCD_DCLK_PHASE=0
13CONFIG_VIDEO_LCD_POWER="PH7"
14CONFIG_VIDEO_LCD_BL_EN="PH6"
15CONFIG_VIDEO_LCD_BL_PWM="PH0"
Joe Hershbergeradd55892015-05-05 19:08:13 -0500[diff] [blame]16CONFIG_VIDEO_LCD_PANEL_LVDS=y
Hans de Goedecf0a1e02015-06-02 16:18:44 +0200[diff] [blame]17CONFIG_DEFAULT_DEVICE_TREE="sun8i-a33-ga10h-v1.1"
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]18# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Joe Hershbergeradd55892015-05-05 19:08:13 -0500[diff] [blame]19CONFIG_SPL=y
20CONFIG_SYS_EXTRA_OPTIONS="CONS_INDEX=5"
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]21# CONFIG_CMD_IMLS is not set
22# CONFIG_CMD_FLASH is not set
23# CONFIG_CMD_FPGA is not set
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]24CONFIG_AXP221_DLDO1_VOLT=3300
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]25CONFIG_AXP221_ALDO1_VOLT=3000
Hans de Goede0c86ceb2015-06-17 21:16:59 +0200[diff] [blame]26CONFIG_USB_EHCI_HCD=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]27CONFIG_USB_MUSB_HOST=y