blob: f6f356d27ba239f18d7d442b8b51e5ce48a88840 [file] [log] [blame]
Ilko Iliev2b4ed302021-04-23 09:45:52 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright 2018 NXP
4 */
5
6#ifndef __IMX8M_CM_H
7#define __IMX8M_CM_H
8
9#include <linux/sizes.h>
10#include <linux/stringify.h>
11#include <asm/arch/imx-regs.h>
12
Ilko Iliev2b4ed302021-04-23 09:45:52 +020013#ifdef CONFIG_SPL_BUILD
Ilko Iliev2b4ed302021-04-23 09:45:52 +020014#define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000
15
16/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
17#define CONFIG_MALLOC_F_ADDR 0x182000
18/* For RAW image gives a error info not panic */
Ilko Iliev2b4ed302021-04-23 09:45:52 +020019
20#endif
21
Ilko Iliev2b4ed302021-04-23 09:45:52 +020022/* ENET Config */
23/* ENET1 */
Ilko Iliev2b4ed302021-04-23 09:45:52 +020024
Ilko Iliev2b4ed302021-04-23 09:45:52 +020025#define BOOT_TARGET_DEVICES(func) \
26 func(MMC, mmc, 0) \
27 func(MMC, mmc, 1) \
28 func(DHCP, dhcp, na)
29
30#include <config_distro_bootcmd.h>
Ilko Iliev2b4ed302021-04-23 09:45:52 +020031
32/* Initial environment variables */
Tom Rinic9edebe2022-12-04 10:03:50 -050033#define CFG_EXTRA_ENV_SETTINGS \
Ilko Iliev2b4ed302021-04-23 09:45:52 +020034 BOOTENV \
35 "scriptaddr=0x43500000\0" \
36 "kernel_addr_r=0x40880000\0" \
37 "image=Image\0" \
38 "console=ttymxc0,115200\0" \
39 "fdt_addr=0x43000000\0" \
40 "boot_fdt=try\0" \
41 "fdt_file=imx8mq-cm.dtb\0" \
42 "initrd_addr=0x43800000\0" \
43 "bootm_size=0x10000000\0" \
Tom Rinib113bca2021-12-11 14:55:52 -050044 "mmcpart=1\0" \
Peng Fanbb4bb582022-04-15 12:23:41 +080045 "mmcroot=/dev/mmcblk1p2 rootwait rw\0" \
Ilko Iliev2b4ed302021-04-23 09:45:52 +020046
47/* Link Definitions */
Ilko Iliev2b4ed302021-04-23 09:45:52 +020048
Tom Rini6a5dccc2022-11-16 13:10:41 -050049#define CFG_SYS_INIT_RAM_ADDR 0x40000000
50#define CFG_SYS_INIT_RAM_SIZE 0x80000
Ilko Iliev2b4ed302021-04-23 09:45:52 +020051
Ilko Iliev2b4ed302021-04-23 09:45:52 +020052
Tom Rinibb4dd962022-11-16 13:10:37 -050053#define CFG_SYS_SDRAM_BASE 0x40000000
Ilko Iliev2b4ed302021-04-23 09:45:52 +020054#define PHYS_SDRAM 0x40000000
55#define PHYS_SDRAM_SIZE 0x40000000 /* 1 GB DDR */
56
Marek Vasut86a27482022-04-24 23:44:03 +020057#define CONFIG_MXC_UART_BASE UART_BASE_ADDR(1)
Ilko Iliev2b4ed302021-04-23 09:45:52 +020058
Tom Rini376b88a2022-10-28 20:27:13 -040059#define CFG_SYS_FSL_USDHC_NUM 2
60#define CFG_SYS_FSL_ESDHC_ADDR 0
Ilko Iliev2b4ed302021-04-23 09:45:52 +020061
Ilko Iliev2b4ed302021-04-23 09:45:52 +020062#endif