Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / fb255154cd5f61f6a67b6379f9e384c51665f88a / . / configs / imx8ulp_evk_defconfig
blob: 40a4dca250c18e461b257f1c273647480c6112fa [file] [log] [blame]
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_IMX8ULP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]3CONFIG_TEXT_BASE=0x80200000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x1002000
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Peng Fan2e9f99e2022-04-06 14:30:29 +0800[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]8CONFIG_SF_DEFAULT_SPEED=40000000
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]9CONFIG_ENV_SIZE=0x2000
10CONFIG_ENV_OFFSET=0x400000
Tom Rini57b93812021-08-24 20:41:00 -0400[diff] [blame]11CONFIG_IMX_CONFIG=""
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="imx8ulp-evk"
14CONFIG_SPL_TEXT_BASE=0x22020000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]15CONFIG_TARGET_IMX8ULP_EVK=y
Tom Rini3d2b97c2023-05-29 10:43:26 -0400[diff] [blame]16CONFIG_SYS_MONITOR_LEN=524288
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]17CONFIG_SPL_SERIAL=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]18CONFIG_SPL_DRIVERS_MISC=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]19CONFIG_SPL_STACK=0x22050000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]20CONFIG_SPL=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]21CONFIG_SPL_IMX_ROMAPI_LOADADDR=0x88000000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]22CONFIG_SPL_LOAD_IMX_CONTAINER=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]23CONFIG_SYS_LOAD_ADDR=0x80480000
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]24CONFIG_REMAKE_ELF=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]25CONFIG_FIT=y
26CONFIG_FIT_VERBOSE=y
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]27CONFIG_DISTRO_DEFAULTS=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]28CONFIG_BOOTDELAY=0
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]29CONFIG_BOOTCOMMAND="run distro_bootcmd;run bsp_bootcmd"
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]30CONFIG_DEFAULT_FDT_FILE="imx8ulp-evk"
Tom Rini36f48792021-10-30 23:03:57 -0400[diff] [blame]31CONFIG_BOARD_EARLY_INIT_F=y
32CONFIG_BOARD_LATE_INIT=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]33CONFIG_SPL_MAX_SIZE=0x25000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]34CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
35CONFIG_SPL_BSS_START_ADDR=0x22048000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]36CONFIG_SPL_BSS_MAX_SIZE=0x2000
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]37CONFIG_SPL_BOARD_INIT=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]38CONFIG_SPL_BOOTROM_SUPPORT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]39# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]40CONFIG_SPL_SYS_MALLOC=y
41CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
42CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x22040000
43CONFIG_SPL_SYS_MALLOC_SIZE=0x8000
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]44CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
45CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x300
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]46CONFIG_SPL_WATCHDOG=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]47CONFIG_SYS_MAXARGS=64
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]48CONFIG_SYS_CBSIZE=2048
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]49CONFIG_SYS_PBSIZE=2068
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]50CONFIG_CMD_MEMTEST=y
51CONFIG_CMD_FUSE=y
52CONFIG_CMD_GPIO=y
53CONFIG_CMD_I2C=y
54CONFIG_CMD_MMC=y
55CONFIG_CMD_READ=y
56CONFIG_CMD_CACHE=y
57CONFIG_CMD_REGULATOR=y
58CONFIG_CMD_EXT4_WRITE=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]59CONFIG_SPL_OF_CONTROL=y
Tom Rini6fe84222021-11-07 22:59:38 -0500[diff] [blame]60CONFIG_ENV_OVERWRITE=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]61CONFIG_ENV_IS_IN_MMC=y
Tom Riniae21e7f2021-08-30 09:16:29 -0400[diff] [blame]62CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]63CONFIG_USE_ETHPRIME=y
64CONFIG_ETHPRIME="FEC"
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]65CONFIG_NET_RANDOM_ETHADDR=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]66CONFIG_SPL_DM=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]67CONFIG_IMX_RGPIO2P=y
68CONFIG_DM_PCA953X=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]69CONFIG_DM_I2C=y
70CONFIG_SYS_I2C_IMX_LPI2C=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]71CONFIG_SUPPORT_EMMC_BOOT=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]72CONFIG_MMC_IO_VOLTAGE=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]73CONFIG_FSL_USDHC=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]74CONFIG_DM_SPI_FLASH=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]75CONFIG_SPI_FLASH_MACRONIX=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]76CONFIG_PHYLIB=y
77CONFIG_PHY_MICREL=y
78CONFIG_PHY_MICREL_KSZ8XXX=y
Peng Fancbe5d382021-08-07 16:01:13 +0800[diff] [blame]79CONFIG_FEC_MXC=y
80CONFIG_MII=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]81CONFIG_PINCTRL=y
82CONFIG_SPL_PINCTRL=y
83CONFIG_PINCTRL_IMX8ULP=y
84CONFIG_DM_REGULATOR=y
85CONFIG_DM_REGULATOR_FIXED=y
86CONFIG_DM_REGULATOR_GPIO=y
87CONFIG_DM_SERIAL=y
88CONFIG_FSL_LPUART=y
89CONFIG_SPI=y
90CONFIG_DM_SPI=y
91CONFIG_NXP_FSPI=y
92CONFIG_ULP_WATCHDOG=y