blob: 4dacc9c4130b387a80b05810689356474ca26505 [file] [log] [blame]
Masahiro Yamadada8d0312015-02-05 14:30:23 +09001U-Boot for UniPhier SoC family
2==============================
3
4
5Tested toolchains
6-----------------
7
8 (a) Ubuntu packages (CROSS_COMPILE=arm-linux-gnueabi-)
9
10 If you are building U-Boot on Ubuntu, its standard package is recommended.
11 You can install it as follows:
12
13 $ sudo apt-get install gcc-arm-linux-gnueabi-
14
15 (b) Linaro compilers (CROSS_COMPILE=arm-linux-gnueabihf-)
16
17 You can download pre-built toolchains from:
18
19 http://www.linaro.org/downloads/
20
21 (c) kernel.org compilers (CROSS_COMPILE=arm-unknown-linux-gnueabi-)
22
23 You can download pre-built toolchains from:
24
25 ftp://www.kernel.org/pub/tools/crosstool/files/bin/
26
27
28Compile the source
29------------------
30
Masahiro Yamadafa714412015-07-21 14:04:22 +090031PH1-sLD3:
32 $ make ph1_sld3_defconfig
Masahiro Yamadada8d0312015-02-05 14:30:23 +090033 $ make CROSS_COMPILE=arm-linux-gnueabi-
34
35PH1-LD4:
36 $ make ph1_ld4_defconfig
37 $ make CROSS_COMPILE=arm-linux-gnueabi-
38
Masahiro Yamadafa714412015-07-21 14:04:22 +090039PH1-Pro4:
40 $ make ph1_pro4_defconfig
41 $ make CROSS_COMPILE=arm-linux-gnueabi-
42
Masahiro Yamadada8d0312015-02-05 14:30:23 +090043PH1-sLD8:
44 $ make ph1_sld8_defconfig
45 $ make CROSS_COMPILE=arm-linux-gnueabi-
46
47You may wish to change the "CROSS_COMPILE=arm-linux-gnueabi-"
48to use your favorite compiler.
49
50
51Burn U-Boot images to NAND
52--------------------------
53
54Write two files to the NAND device as follows:
55 - spl/u-boot-spl.bin at the offset address 0x00000000
56 - u-boot-dtb.img at the offset address 0x00010000
57
58If a TFTP server is available, the images can be easily updated.
59Just copy the u-boot-spl.bin and u-boot-dtb.img to the TFTP public directory,
60and then run the following command at the U-Boot command line:
61
62 => run nandupdate
63
64
65UniPhier specific commands
66--------------------------
67
68 - pinmon (enabled by CONFIG_CMD_PINMON)
69 shows the boot mode pins that has been latched at the power-on reset
70
71 - ddrphy (enabled by CONFIG_CMD_DDRPHY_DUMP)
72 shows the DDR PHY parameters set by the PHY training
73
74
75Supported devices
76-----------------
77
78 - UART (on-chip)
79 - NAND
Masahiro Yamada273f84d2015-02-27 02:27:00 +090080 - USB 2.0 (EHCI)
81 - USB 3.0 (xHCI)
Masahiro Yamadada8d0312015-02-05 14:30:23 +090082 - LAN (on-board SMSC9118)
83 - I2C
84 - EEPROM (connected to the on-board I2C bus)
85 - Support card (SRAM, NOR flash, some peripherals)
86
87
88--
89Masahiro Yamada <yamada.m@jp.panasonic.com>
90Feb. 2015