blob: 9968b14d9060d6c6ecf4b8e853e475cea81664c1 [file] [log] [blame]
Sedji Gaouaou538566d2009-07-09 10:16:29 +02001/*
2 * (C) Copyright 2007-2008
Stelian Pop5ee0c7f2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Sedji Gaouaou538566d2009-07-09 10:16:29 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES).
7 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Sedji Gaouaou538566d2009-07-09 10:16:29 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Thomas Petazzonia5e85762011-08-04 11:08:50 +000014#include <asm/hardware.h>
15
Bo Shen337a2d82013-08-13 14:50:49 +080016#define CONFIG_SYS_TEXT_BASE 0x73f00000
17
Thomas Petazzonia5e85762011-08-04 11:08:50 +000018#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
Jens Scharsig128ecd02010-02-03 22:45:42 +010019
Sedji Gaouaou538566d2009-07-09 10:16:29 +020020/* ARM asynchronous clock */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000021#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
22#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
Sedji Gaouaou538566d2009-07-09 10:16:29 +020023
Thomas Petazzonia5e85762011-08-04 11:08:50 +000024#define CONFIG_AT91SAM9M10G45EK
Sedji Gaouaou538566d2009-07-09 10:16:29 +020025
Thomas Petazzonia5e85762011-08-04 11:08:50 +000026#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
27#define CONFIG_SETUP_MEMORY_TAGS
28#define CONFIG_INITRD_TAG
Sedji Gaouaou538566d2009-07-09 10:16:29 +020029#define CONFIG_SKIP_LOWLEVEL_INIT
Thomas Petazzonia5e85762011-08-04 11:08:50 +000030#define CONFIG_BOARD_EARLY_INIT_F
31#define CONFIG_DISPLAY_CPUINFO
32
33/* general purpose I/O */
34#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
35#define CONFIG_AT91_GPIO
36#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
37
38/* serial console */
39#define CONFIG_ATMEL_USART
40#define CONFIG_USART_BASE ATMEL_BASE_DBGU
41#define CONFIG_USART_ID ATMEL_ID_SYS
42
Sedji Gaouaou538566d2009-07-09 10:16:29 +020043/* LCD */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000044#define CONFIG_LCD
Sedji Gaouaou538566d2009-07-09 10:16:29 +020045#define LCD_BPP LCD_COLOR8
Thomas Petazzonia5e85762011-08-04 11:08:50 +000046#define CONFIG_LCD_LOGO
Sedji Gaouaou538566d2009-07-09 10:16:29 +020047#undef LCD_TEST_PATTERN
Thomas Petazzonia5e85762011-08-04 11:08:50 +000048#define CONFIG_LCD_INFO
49#define CONFIG_LCD_INFO_BELOW_LOGO
50#define CONFIG_SYS_WHITE_ON_BLACK
51#define CONFIG_ATMEL_LCD
52#define CONFIG_ATMEL_LCD_RGB565
53#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Sedji Gaouaou538566d2009-07-09 10:16:29 +020054/* board specific(not enough SRAM) */
55#define CONFIG_AT91SAM9G45_LCD_BASE 0x73E00000
56
57/* LED */
58#define CONFIG_AT91_LED
59#define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */
60#define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */
61
Sedji Gaouaou538566d2009-07-09 10:16:29 +020062
63/*
64 * BOOTP options
65 */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000066#define CONFIG_BOOTP_BOOTFILESIZE
67#define CONFIG_BOOTP_BOOTPATH
68#define CONFIG_BOOTP_GATEWAY
69#define CONFIG_BOOTP_HOSTNAME
Sedji Gaouaou538566d2009-07-09 10:16:29 +020070
71/*
72 * Command line configuration.
73 */
Bo Shene17fe3a2013-11-20 11:17:16 +080074
75/* No NOR flash */
76#define CONFIG_SYS_NO_FLASH
Thomas Petazzonia5e85762011-08-04 11:08:50 +000077#define CONFIG_CMD_NAND
Sedji Gaouaou538566d2009-07-09 10:16:29 +020078
79/* SDRAM */
80#define CONFIG_NR_DRAM_BANKS 1
Thomas Petazzonia5e85762011-08-04 11:08:50 +000081#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6
82#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Sedji Gaouaou538566d2009-07-09 10:16:29 +020083
Thomas Petazzonia5e85762011-08-04 11:08:50 +000084#define CONFIG_SYS_INIT_SP_ADDR \
85 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
Sedji Gaouaou538566d2009-07-09 10:16:29 +020086
Sedji Gaouaou538566d2009-07-09 10:16:29 +020087/* NAND flash */
88#ifdef CONFIG_CMD_NAND
Sedji Gaouaou538566d2009-07-09 10:16:29 +020089#define CONFIG_NAND_ATMEL
90#define CONFIG_SYS_MAX_NAND_DEVICE 1
Thomas Petazzonia5e85762011-08-04 11:08:50 +000091#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
92#define CONFIG_SYS_NAND_DBW_8
Sedji Gaouaou538566d2009-07-09 10:16:29 +020093/* our ALE is AD21 */
94#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
95/* our CLE is AD22 */
96#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
97#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
98#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
Wolfgang Denk1f797742009-07-18 21:52:24 +020099
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200100#endif
101
Wu, Joshdff665a2014-05-21 10:42:15 +0800102/* MMC */
Wu, Joshdff665a2014-05-21 10:42:15 +0800103
104#ifdef CONFIG_CMD_MMC
105#define CONFIG_MMC
106#define CONFIG_GENERIC_MMC
107#define CONFIG_GENERIC_ATMEL_MCI
108#endif
109
110#if defined(CONFIG_CMD_USB) || defined(CONFIG_CMD_MMC)
Wu, Joshdff665a2014-05-21 10:42:15 +0800111#define CONFIG_DOS_PARTITION
112#endif
113
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200114/* Ethernet */
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000115#define CONFIG_MACB
116#define CONFIG_RMII
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200117#define CONFIG_NET_RETRY_COUNT 20
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000118#define CONFIG_RESET_PHY_R
Heiko Schocher8a84ae12013-11-18 08:07:23 +0100119#define CONFIG_AT91_WANTS_COMMON_PHY
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200120
121/* USB */
Bo Shencbdae702012-06-27 21:24:10 +0000122#define CONFIG_USB_EHCI
123#define CONFIG_USB_EHCI_ATMEL
124#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200125
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000126#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200127
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000128#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
129#define CONFIG_SYS_MEMTEST_END 0x23e00000
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200130
Wu, Joshde85ca62014-05-21 10:42:16 +0800131#ifdef CONFIG_SYS_USE_NANDFLASH
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000132/* bootstrap + u-boot + env in nandflash */
133#define CONFIG_ENV_IS_IN_NAND
Bo Shena8fd0632013-02-20 00:16:25 +0000134#define CONFIG_ENV_OFFSET 0xc0000
135#define CONFIG_ENV_OFFSET_REDUND 0x100000
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000136#define CONFIG_ENV_SIZE 0x20000
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200137
Bo Shena8fd0632013-02-20 00:16:25 +0000138#define CONFIG_BOOTCOMMAND \
139 "nand read 0x70000000 0x200000 0x300000;" \
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000140 "bootm 0x70000000"
141#define CONFIG_BOOTARGS \
142 "console=ttyS0,115200 earlyprintk " \
Bo Shena8fd0632013-02-20 00:16:25 +0000143 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
144 "256k(env),256k(env_redundant),256k(spare)," \
145 "512k(dtb),6M(kernel)ro,-(rootfs) " \
146 "root=/dev/mtdblock7 rw rootfstype=jffs2"
Wu, Joshde85ca62014-05-21 10:42:16 +0800147#elif CONFIG_SYS_USE_MMC
148/* bootstrap + u-boot + env + linux in mmc */
149#define FAT_ENV_INTERFACE "mmc"
Wu, Josh9b899f22014-06-24 17:31:02 +0800150/*
151 * We don't specify the part number, if device 0 has partition table, it means
152 * the first partition; it no partition table, then take whole device as a
153 * FAT file system.
154 */
155#define FAT_ENV_DEVICE_AND_PART "0"
Wu, Joshde85ca62014-05-21 10:42:16 +0800156#define FAT_ENV_FILE "uboot.env"
157#define CONFIG_ENV_IS_IN_FAT
158#define CONFIG_FAT_WRITE
159#define CONFIG_ENV_SIZE 0x4000
160
161#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
162 "mtdparts=atmel_nand:" \
163 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
164 "root=/dev/mmcblk0p2 rw rootwait"
165#define CONFIG_BOOTCOMMAND "fatload mmc 0:1 0x71000000 dtb; " \
166 "fatload mmc 0:1 0x72000000 zImage; " \
167 "bootz 0x72000000 - 0x71000000"
168#endif
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200169
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000170#define CONFIG_BAUDRATE 115200
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200171
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200172#define CONFIG_SYS_CBSIZE 256
173#define CONFIG_SYS_MAXARGS 16
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000174#define CONFIG_SYS_LONGHELP
175#define CONFIG_CMDLINE_EDITING
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200176#define CONFIG_AUTO_COMPLETE
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200177
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200178/*
179 * Size of malloc() pool
180 */
181#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200182
Bo Shenc56e9f42015-03-27 14:23:34 +0800183/* Defines for SPL */
184#define CONFIG_SPL_FRAMEWORK
185#define CONFIG_SPL_TEXT_BASE 0x300000
186#define CONFIG_SPL_MAX_SIZE 0x010000
187#define CONFIG_SPL_STACK 0x310000
188
Bo Shenc56e9f42015-03-27 14:23:34 +0800189#define CONFIG_SYS_MONITOR_LEN 0x80000
190
191#ifdef CONFIG_SYS_USE_MMC
192
193#define CONFIG_SPL_BSS_START_ADDR 0x70000000
194#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000
195#define CONFIG_SYS_SPL_MALLOC_START 0x70080000
196#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00080000
197
198#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
Bo Shenc56e9f42015-03-27 14:23:34 +0800199#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x400
200#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x200
201#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
202#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Bo Shenc56e9f42015-03-27 14:23:34 +0800203
204#elif CONFIG_SYS_USE_NANDFLASH
Bo Shenc56e9f42015-03-27 14:23:34 +0800205#define CONFIG_SPL_NAND_DRIVERS
206#define CONFIG_SPL_NAND_BASE
207#define CONFIG_SPL_NAND_ECC
208#define CONFIG_SPL_NAND_SOFTECC
209#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
210#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000
211#define CONFIG_SYS_NAND_5_ADDR_CYCLE
212
213#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
214#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
215#define CONFIG_SYS_NAND_PAGE_COUNT 64
216#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
217#define CONFIG_SYS_NAND_ECCSIZE 256
218#define CONFIG_SYS_NAND_ECCBYTES 3
219#define CONFIG_SYS_NAND_OOBSIZE 64
220#define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
221 48, 49, 50, 51, 52, 53, 54, 55, \
222 56, 57, 58, 59, 60, 61, 62, 63, }
223#endif
224
225#define CONFIG_SPL_ATMEL_SIZE
226#define CONFIG_SYS_MASTER_CLOCK 132096000
227#define CONFIG_SYS_AT91_PLLA 0x20c73f03
228#define CONFIG_SYS_MCKR 0x1301
229#define CONFIG_SYS_MCKR_CSS 0x1302
230
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200231#endif