Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f94b26109b51f02fcd5930cfbbc24a865e6e4e81 / . / dts / upstream / include / dt-bindings / clock / qcom,gcc-qcm2290.h
blob: 8d907035f9e4732562c7ab6ee6a2080914be5a8f [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2/*
3 * Copyright (c) 2019-2020, The Linux Foundation. All rights reserved.
4 */
5
6#ifndef _DT_BINDINGS_CLK_QCOM_GCC_QCM2290_H
7#define _DT_BINDINGS_CLK_QCOM_GCC_QCM2290_H
8
9/* GCC clocks */
10#define GPLL0 0
11#define GPLL0_OUT_AUX2 1
12#define GPLL1 2
13#define GPLL10 3
14#define GPLL11 4
15#define GPLL3 5
16#define GPLL3_OUT_MAIN 6
17#define GPLL4 7
18#define GPLL5 8
19#define GPLL6 9
20#define GPLL6_OUT_MAIN 10
21#define GPLL7 11
22#define GPLL8 12
23#define GPLL8_OUT_MAIN 13
24#define GPLL9 14
25#define GPLL9_OUT_MAIN 15
26#define GCC_AHB2PHY_CSI_CLK 16
27#define GCC_AHB2PHY_USB_CLK 17
28#define GCC_APC_VS_CLK 18
29#define GCC_BIMC_GPU_AXI_CLK 19
30#define GCC_BOOT_ROM_AHB_CLK 20
31#define GCC_CAM_THROTTLE_NRT_CLK 21
32#define GCC_CAM_THROTTLE_RT_CLK 22
33#define GCC_CAMERA_AHB_CLK 23
34#define GCC_CAMERA_XO_CLK 24
35#define GCC_CAMSS_AXI_CLK 25
36#define GCC_CAMSS_AXI_CLK_SRC 26
37#define GCC_CAMSS_CAMNOC_ATB_CLK 27
38#define GCC_CAMSS_CAMNOC_NTS_XO_CLK 28
39#define GCC_CAMSS_CCI_0_CLK 29
40#define GCC_CAMSS_CCI_CLK_SRC 30
41#define GCC_CAMSS_CPHY_0_CLK 31
42#define GCC_CAMSS_CPHY_1_CLK 32
43#define GCC_CAMSS_CSI0PHYTIMER_CLK 33
44#define GCC_CAMSS_CSI0PHYTIMER_CLK_SRC 34
45#define GCC_CAMSS_CSI1PHYTIMER_CLK 35
46#define GCC_CAMSS_CSI1PHYTIMER_CLK_SRC 36
47#define GCC_CAMSS_MCLK0_CLK 37
48#define GCC_CAMSS_MCLK0_CLK_SRC 38
49#define GCC_CAMSS_MCLK1_CLK 39
50#define GCC_CAMSS_MCLK1_CLK_SRC 40
51#define GCC_CAMSS_MCLK2_CLK 41
52#define GCC_CAMSS_MCLK2_CLK_SRC 42
53#define GCC_CAMSS_MCLK3_CLK 43
54#define GCC_CAMSS_MCLK3_CLK_SRC 44
55#define GCC_CAMSS_NRT_AXI_CLK 45
56#define GCC_CAMSS_OPE_AHB_CLK 46
57#define GCC_CAMSS_OPE_AHB_CLK_SRC 47
58#define GCC_CAMSS_OPE_CLK 48
59#define GCC_CAMSS_OPE_CLK_SRC 49
60#define GCC_CAMSS_RT_AXI_CLK 50
61#define GCC_CAMSS_TFE_0_CLK 51
62#define GCC_CAMSS_TFE_0_CLK_SRC 52
63#define GCC_CAMSS_TFE_0_CPHY_RX_CLK 53
64#define GCC_CAMSS_TFE_0_CSID_CLK 54
65#define GCC_CAMSS_TFE_0_CSID_CLK_SRC 55
66#define GCC_CAMSS_TFE_1_CLK 56
67#define GCC_CAMSS_TFE_1_CLK_SRC 57
68#define GCC_CAMSS_TFE_1_CPHY_RX_CLK 58
69#define GCC_CAMSS_TFE_1_CSID_CLK 59
70#define GCC_CAMSS_TFE_1_CSID_CLK_SRC 60
71#define GCC_CAMSS_TFE_CPHY_RX_CLK_SRC 61
72#define GCC_CAMSS_TOP_AHB_CLK 62
73#define GCC_CAMSS_TOP_AHB_CLK_SRC 63
74#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 64
75#define GCC_CPUSS_AHB_CLK 65
76#define GCC_CPUSS_AHB_CLK_SRC 66
77#define GCC_CPUSS_AHB_POSTDIV_CLK_SRC 67
78#define GCC_CPUSS_GNOC_CLK 68
79#define GCC_CPUSS_THROTTLE_CORE_CLK 69
80#define GCC_CPUSS_THROTTLE_XO_CLK 70
81#define GCC_DISP_AHB_CLK 71
82#define GCC_DISP_GPLL0_CLK_SRC 72
83#define GCC_DISP_GPLL0_DIV_CLK_SRC 73
84#define GCC_DISP_HF_AXI_CLK 74
85#define GCC_DISP_THROTTLE_CORE_CLK 75
86#define GCC_DISP_XO_CLK 76
87#define GCC_GP1_CLK 77
88#define GCC_GP1_CLK_SRC 78
89#define GCC_GP2_CLK 79
90#define GCC_GP2_CLK_SRC 80
91#define GCC_GP3_CLK 81
92#define GCC_GP3_CLK_SRC 82
93#define GCC_GPU_CFG_AHB_CLK 83
94#define GCC_GPU_GPLL0_CLK_SRC 84
95#define GCC_GPU_GPLL0_DIV_CLK_SRC 85
96#define GCC_GPU_IREF_CLK 86
97#define GCC_GPU_MEMNOC_GFX_CLK 87
98#define GCC_GPU_SNOC_DVM_GFX_CLK 88
99#define GCC_GPU_THROTTLE_CORE_CLK 89
100#define GCC_GPU_THROTTLE_XO_CLK 90
101#define GCC_PDM2_CLK 91
102#define GCC_PDM2_CLK_SRC 92
103#define GCC_PDM_AHB_CLK 93
104#define GCC_PDM_XO4_CLK 94
105#define GCC_PWM0_XO512_CLK 95
106#define GCC_QMIP_CAMERA_NRT_AHB_CLK 96
107#define GCC_QMIP_CAMERA_RT_AHB_CLK 97
108#define GCC_QMIP_CPUSS_CFG_AHB_CLK 98
109#define GCC_QMIP_DISP_AHB_CLK 99
110#define GCC_QMIP_GPU_CFG_AHB_CLK 100
111#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 101
112#define GCC_QUPV3_WRAP0_CORE_2X_CLK 102
113#define GCC_QUPV3_WRAP0_CORE_CLK 103
114#define GCC_QUPV3_WRAP0_S0_CLK 104
115#define GCC_QUPV3_WRAP0_S0_CLK_SRC 105
116#define GCC_QUPV3_WRAP0_S1_CLK 106
117#define GCC_QUPV3_WRAP0_S1_CLK_SRC 107
118#define GCC_QUPV3_WRAP0_S2_CLK 108
119#define GCC_QUPV3_WRAP0_S2_CLK_SRC 109
120#define GCC_QUPV3_WRAP0_S3_CLK 110
121#define GCC_QUPV3_WRAP0_S3_CLK_SRC 111
122#define GCC_QUPV3_WRAP0_S4_CLK 112
123#define GCC_QUPV3_WRAP0_S4_CLK_SRC 113
124#define GCC_QUPV3_WRAP0_S5_CLK 114
125#define GCC_QUPV3_WRAP0_S5_CLK_SRC 115
126#define GCC_QUPV3_WRAP_0_M_AHB_CLK 116
127#define GCC_QUPV3_WRAP_0_S_AHB_CLK 117
128#define GCC_SDCC1_AHB_CLK 118
129#define GCC_SDCC1_APPS_CLK 119
130#define GCC_SDCC1_APPS_CLK_SRC 120
131#define GCC_SDCC1_ICE_CORE_CLK 121
132#define GCC_SDCC1_ICE_CORE_CLK_SRC 122
133#define GCC_SDCC2_AHB_CLK 123
134#define GCC_SDCC2_APPS_CLK 124
135#define GCC_SDCC2_APPS_CLK_SRC 125
136#define GCC_SYS_NOC_CPUSS_AHB_CLK 126
137#define GCC_SYS_NOC_USB3_PRIM_AXI_CLK 127
138#define GCC_USB30_PRIM_MASTER_CLK 128
139#define GCC_USB30_PRIM_MASTER_CLK_SRC 129
140#define GCC_USB30_PRIM_MOCK_UTMI_CLK 130
141#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 131
142#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV 132
143#define GCC_USB30_PRIM_SLEEP_CLK 133
144#define GCC_USB3_PRIM_CLKREF_CLK 134
145#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 135
146#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 136
147#define GCC_USB3_PRIM_PHY_PIPE_CLK 137
148#define GCC_VCODEC0_AXI_CLK 138
149#define GCC_VENUS_AHB_CLK 139
150#define GCC_VENUS_CTL_AXI_CLK 140
151#define GCC_VIDEO_AHB_CLK 141
152#define GCC_VIDEO_AXI0_CLK 142
153#define GCC_VIDEO_THROTTLE_CORE_CLK 143
154#define GCC_VIDEO_VCODEC0_SYS_CLK 144
155#define GCC_VIDEO_VENUS_CLK_SRC 145
156#define GCC_VIDEO_VENUS_CTL_CLK 146
157#define GCC_VIDEO_XO_CLK 147
158
159/* GCC resets */
160#define GCC_CAMSS_OPE_BCR 0
161#define GCC_CAMSS_TFE_BCR 1
162#define GCC_CAMSS_TOP_BCR 2
163#define GCC_GPU_BCR 3
164#define GCC_MMSS_BCR 4
165#define GCC_PDM_BCR 5
166#define GCC_QUPV3_WRAPPER_0_BCR 6
167#define GCC_SDCC1_BCR 7
168#define GCC_SDCC2_BCR 8
169#define GCC_USB30_PRIM_BCR 9
170#define GCC_USB_PHY_CFG_AHB2PHY_BCR 10
171#define GCC_VCODEC0_BCR 11
172#define GCC_VENUS_BCR 12
173#define GCC_VIDEO_INTERFACE_BCR 13
174#define GCC_QUSB2PHY_PRIM_BCR 14
175#define GCC_USB3_PHY_PRIM_SP0_BCR 15
176#define GCC_USB3PHY_PHY_PRIM_SP0_BCR 16
177
178/* Indexes for GDSCs */
179#define GCC_CAMSS_TOP_GDSC 0
180#define GCC_USB30_PRIM_GDSC 1
181#define GCC_VCODEC0_GDSC 2
182#define GCC_VENUS_GDSC 3
183#define HLOS1_VOTE_TURING_MMU_TBU1_GDSC 4
184#define HLOS1_VOTE_TURING_MMU_TBU0_GDSC 5
185#define HLOS1_VOTE_MM_SNOC_MMU_TBU_RT_GDSC 6
186#define HLOS1_VOTE_MM_SNOC_MMU_TBU_NRT_GDSC 7
187
188#endif