blob: 066d315baa221aeecdb536eccdd05aca20659671 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Gregory CLEMENT02b49b52015-12-16 17:01:44 +01002/*
3 * Board file for the VInCo platform
4 * Based on the the SAMA5-EK board file
5 * Configuration settings for the VInCo platform.
6 * Copyright (C) 2014 Atmel
7 * Bo Shen <voice.shen@atmel.com>
8 * Copyright (C) 2015 Free Electrons
9 * Gregory CLEMENT <gregory.clement@free-electrons.com>
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010010 */
11
Tom Rinidec7ea02024-05-20 13:35:03 -060012#include <config.h>
Simon Glass8e16b1e2019-12-28 10:45:05 -070013#include <init.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060014#include <asm/global_data.h>
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010015#include <asm/io.h>
16#include <asm/arch/at91_common.h>
17#include <asm/arch/at91_pmc.h>
18#include <asm/arch/at91_rstc.h>
19#include <asm/arch/atmel_mpddrc.h>
20#include <asm/arch/atmel_usba_udc.h>
21#include <asm/arch/gpio.h>
22#include <asm/arch/clk.h>
23#include <asm/arch/sama5d3_smc.h>
24#include <asm/arch/sama5d4.h>
25#include <atmel_hlcdc.h>
26#include <atmel_mci.h>
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010027#include <mmc.h>
28#include <net.h>
29#include <netdev.h>
30#include <nand.h>
31#include <spi.h>
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010032
33DECLARE_GLOBAL_DATA_PTR;
34
Jagan Tekic022b3c2018-03-14 18:46:37 +053035/* FIXME gpio code here need to handle through DM_GPIO */
Lukasz Majewski76f442982020-06-04 23:11:53 +080036#if !CONFIG_IS_ENABLED(DM_SPI)
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010037int spi_cs_is_valid(unsigned int bus, unsigned int cs)
38{
39 return bus == 0 && cs == 0;
40}
41
42void spi_cs_activate(struct spi_slave *slave)
43{
44 at91_set_pio_output(AT91_PIO_PORTC, 3, 0);
45}
46
47void spi_cs_deactivate(struct spi_slave *slave)
48{
49 at91_set_pio_output(AT91_PIO_PORTC, 3, 1);
50}
51
52static void vinco_spi0_hw_init(void)
53{
Wenyou Yang4a92a3e2017-03-23 12:44:36 +080054 at91_pio3_set_a_periph(AT91_PIO_PORTC, 0, 0); /* SPI0_MISO */
55 at91_pio3_set_a_periph(AT91_PIO_PORTC, 1, 0); /* SPI0_MOSI */
56 at91_pio3_set_a_periph(AT91_PIO_PORTC, 2, 0); /* SPI0_SPCK */
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010057
58 at91_set_pio_output(AT91_PIO_PORTC, 3, 1); /* SPI0_CS0 */
59
60 /* Enable clock */
61 at91_periph_clk_enable(ATMEL_ID_SPI0);
62}
63#endif /* CONFIG_ATMEL_SPI */
64
65
66#ifdef CONFIG_CMD_USB
67static void vinco_usb_hw_init(void)
68{
69 at91_set_pio_output(AT91_PIO_PORTE, 11, 0);
70 at91_set_pio_output(AT91_PIO_PORTE, 12, 0);
71 at91_set_pio_output(AT91_PIO_PORTE, 10, 0);
72}
73#endif
74
75
76#ifdef CONFIG_GENERIC_ATMEL_MCI
77void vinco_mci0_hw_init(void)
78{
Wenyou Yang4a92a3e2017-03-23 12:44:36 +080079 at91_pio3_set_b_periph(AT91_PIO_PORTC, 5, 1); /* MCI0 CDA */
80 at91_pio3_set_b_periph(AT91_PIO_PORTC, 6, 1); /* MCI0 DA0 */
81 at91_pio3_set_b_periph(AT91_PIO_PORTC, 7, 1); /* MCI0 DA1 */
82 at91_pio3_set_b_periph(AT91_PIO_PORTC, 8, 1); /* MCI0 DA2 */
83 at91_pio3_set_b_periph(AT91_PIO_PORTC, 9, 1); /* MCI0 DA3 */
84 at91_pio3_set_b_periph(AT91_PIO_PORTC, 10, 1); /* MCI0 DA4 */
85 at91_pio3_set_b_periph(AT91_PIO_PORTC, 11, 1); /* MCI0 DA5 */
86 at91_pio3_set_b_periph(AT91_PIO_PORTC, 12, 1); /* MCI0 DA6 */
87 at91_pio3_set_b_periph(AT91_PIO_PORTC, 13, 1); /* MCI0 DA7 */
88 at91_pio3_set_b_periph(AT91_PIO_PORTC, 4, 0); /* MCI0 CLK */
Gregory CLEMENT02b49b52015-12-16 17:01:44 +010089
90 /*
91 * As the mci io internal pull down is too strong, so if the io needs
92 * external pull up, the pull up resistor will be very small, if so
93 * the power consumption will increase, so disable the interanl pull
94 * down to save the power.
95 */
Wenyou Yang4a92a3e2017-03-23 12:44:36 +080096 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 4, 0);
97 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 5, 0);
98 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 6, 0);
99 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 7, 0);
100 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 8, 0);
101 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 9, 0);
102 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 10, 0);
103 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 11, 0);
104 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 12, 0);
105 at91_pio3_set_pio_pulldown(AT91_PIO_PORTC, 13, 0);
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100106
107 /* Enable clock */
108 at91_periph_clk_enable(ATMEL_ID_MCI0);
109}
110
Masahiro Yamadaf7ed78b2020-06-26 15:13:33 +0900111int board_mmc_init(struct bd_info *bis)
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100112{
113 /* Enable power for MCI0 interface */
114 at91_set_pio_output(AT91_PIO_PORTE, 7, 1);
115
116 return atmel_mci_init((void *)ATMEL_BASE_MCI0);
117}
118#endif /* CONFIG_GENERIC_ATMEL_MCI */
119
120#ifdef CONFIG_MACB
121void vinco_macb0_hw_init(void)
122{
Wenyou Yang4a92a3e2017-03-23 12:44:36 +0800123 at91_pio3_set_a_periph(AT91_PIO_PORTB, 0, 0); /* ETXCK_EREFCK */
124 at91_pio3_set_a_periph(AT91_PIO_PORTB, 6, 0); /* ERXDV */
125 at91_pio3_set_a_periph(AT91_PIO_PORTB, 8, 0); /* ERX0 */
126 at91_pio3_set_a_periph(AT91_PIO_PORTB, 9, 0); /* ERX1 */
127 at91_pio3_set_a_periph(AT91_PIO_PORTB, 7, 0); /* ERXER */
128 at91_pio3_set_a_periph(AT91_PIO_PORTB, 2, 0); /* ETXEN */
129 at91_pio3_set_a_periph(AT91_PIO_PORTB, 12, 0); /* ETX0 */
130 at91_pio3_set_a_periph(AT91_PIO_PORTB, 13, 0); /* ETX1 */
131 at91_pio3_set_a_periph(AT91_PIO_PORTB, 17, 0); /* EMDIO */
132 at91_pio3_set_a_periph(AT91_PIO_PORTB, 16, 0); /* EMDC */
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100133
134 /* Enable clock */
135 at91_periph_clk_enable(ATMEL_ID_GMAC0);
136
137 /* Enable Phy*/
138 at91_set_pio_output(AT91_PIO_PORTE, 8, 1);
139}
140#endif
141
142static void vinco_serial3_hw_init(void)
143{
Wenyou Yang4a92a3e2017-03-23 12:44:36 +0800144 at91_pio3_set_b_periph(AT91_PIO_PORTE, 17, 1); /* TXD3 */
145 at91_pio3_set_b_periph(AT91_PIO_PORTE, 16, 0); /* RXD3 */
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100146
147 /* Enable clock */
148 at91_periph_clk_enable(ATMEL_ID_USART3);
149}
150
151int board_early_init_f(void)
152{
153 at91_periph_clk_enable(ATMEL_ID_PIOA);
154 at91_periph_clk_enable(ATMEL_ID_PIOB);
155 at91_periph_clk_enable(ATMEL_ID_PIOC);
156 at91_periph_clk_enable(ATMEL_ID_PIOD);
157 at91_periph_clk_enable(ATMEL_ID_PIOE);
158
159 vinco_serial3_hw_init();
160
161 return 0;
162}
163
164int board_init(void)
165{
166 /* adress of boot parameters */
Tom Rinibb4dd962022-11-16 13:10:37 -0500167 gd->bd->bi_boot_params = CFG_SYS_SDRAM_BASE + 0x100;
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100168
Lukasz Majewski76f442982020-06-04 23:11:53 +0800169#if !CONFIG_IS_ENABLED(DM_SPI)
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100170 vinco_spi0_hw_init();
171#endif
172
173#ifdef CONFIG_GENERIC_ATMEL_MCI
174 vinco_mci0_hw_init();
175#endif
176#ifdef CONFIG_MACB
177 vinco_macb0_hw_init();
178#endif
179#ifdef CONFIG_CMD_USB
180 vinco_usb_hw_init();
181#endif
182#ifdef CONFIG_USB_GADGET_ATMEL_USBA
183 at91_udp_hw_init();
184#endif
185
186 return 0;
187}
188
189int dram_init(void)
190{
Tom Rinibb4dd962022-11-16 13:10:37 -0500191 gd->ram_size = get_ram_size((void *)CFG_SYS_SDRAM_BASE,
192 CFG_SYS_SDRAM_SIZE);
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100193 return 0;
194}
195
Masahiro Yamadaf7ed78b2020-06-26 15:13:33 +0900196int board_eth_init(struct bd_info *bis)
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100197{
198 int rc = 0;
199
200#ifdef CONFIG_MACB
201 rc = macb_eth_initialize(0, (void *)ATMEL_BASE_GMAC0, 0x00);
202#endif
203
204#ifdef CONFIG_USB_GADGET_ATMEL_USBA
205 usba_udc_probe(&pdata);
Gregory CLEMENT02b49b52015-12-16 17:01:44 +0100206#endif
207
208 return rc;
209}