blob: 442505adaa1419400574cc76cdb1ad9fc1390ed9 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +09002/*
3 * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
4 * Copyright (C) 2012 Renesas Solutions Corp.
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +09005 */
6
7#ifndef __KZM9G_H
8#define __KZM9G_H
9
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090010#define CONFIG_SH73A0
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090011
12#include <asm/arch/rmobile.h>
13
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090014/* MEMORY */
15#define KZM_SDRAM_BASE (0x40000000)
16#define PHYS_SDRAM KZM_SDRAM_BASE
17#define PHYS_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090018
19/* NOR Flash */
20#define KZM_FLASH_BASE (0x00000000)
21#define CONFIG_SYS_FLASH_BASE (KZM_FLASH_BASE)
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090022#define CONFIG_SYS_MAX_FLASH_SECT (512)
23
24/* prompt */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090025#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
26
27/* SCIF */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090028
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090029#undef CONFIG_SYS_LOADS_BAUD_CHANGE
30
31#define CONFIG_SYS_INIT_RAM_ADDR (0xE5600000) /* on MERAM */
32#define CONFIG_SYS_INIT_RAM_SIZE (0x10000)
33#define LOW_LEVEL_MERAM_STACK (CONFIG_SYS_INIT_RAM_ADDR - 4)
34#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
35 CONFIG_SYS_INIT_RAM_SIZE - \
36 GENERATED_GBL_DATA_SIZE)
Tetsuyuki Kobayashi6a8c5152012-07-05 01:43:44 +000037#define CONFIG_SDRAM_OFFSET_FOR_RT (16 * 1024 * 1024)
38#define CONFIG_SYS_SDRAM_BASE (KZM_SDRAM_BASE + CONFIG_SDRAM_OFFSET_FOR_RT)
39#define CONFIG_SYS_SDRAM_SIZE (PHYS_SDRAM_SIZE - CONFIG_SDRAM_OFFSET_FOR_RT)
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090040
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090041#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
42
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090043#define CONFIG_STANDALONE_LOAD_ADDR 0x41000000
44
45/* FLASH */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090046#undef CONFIG_SYS_FLASH_QUIET_TEST
47#define CONFIG_SYS_FLASH_EMPTY_INFO
48#define FLASH_SECTOR_SIZE (256 * 1024) /* 256 KB sectors */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090049
50/* Timeout for Flash erase operations (in ms) */
51#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
52/* Timeout for Flash write operations (in ms) */
53#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
54/* Timeout for Flash set sector lock bit operations (in ms) */
55#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
56/* Timeout for Flash clear lock bit operations (in ms) */
57#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
58
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090059#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090060
61/* GPIO / PFC */
62#define CONFIG_SH_GPIO_PFC
63
64/* Clock */
Nobuhiro Iwamatsu8c002362012-08-03 13:56:52 +090065#define CONFIG_GLOBAL_TIMER
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090066#define CONFIG_SYS_CPU_CLK (1196000000)
67#define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090068
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090069#endif /* __KZM9G_H */