blob: 836dbb7d55443003dd80740fd4404efd935a91d6 [file] [log] [blame]
Andrej Rosanofddfa9c2015-04-08 18:56:30 +02001/*
2 * USB armory MkI board configuration settings
3 * http://inversepath.com/usbarmory
4 *
5 * Copyright (C) 2015, Inverse Path
6 * Andrej Rosano <andrej@inversepath.com>
7 *
8 * SPDX-License-Identifier:|____GPL-2.0+
9 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Gong Qianyu52de2e52015-10-26 19:47:42 +080014#define CONFIG_SYS_FSL_CLK
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020015
16#include <asm/arch/imx-regs.h>
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020017
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020018/* U-Boot environment */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020019#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
20#define CONFIG_ENV_SIZE (8 * 1024)
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020021#define CONFIG_SYS_MMC_ENV_DEV 0
22
23/* U-Boot general configurations */
24#define CONFIG_SYS_CBSIZE 512
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020025
26/* UART */
27#define CONFIG_MXC_UART
28#define CONFIG_MXC_UART_BASE UART1_BASE
29#define CONFIG_CONS_INDEX 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020030
31/* SD/MMC */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020032#define CONFIG_FSL_ESDHC
33#define CONFIG_SYS_FSL_ESDHC_ADDR 0
34#define CONFIG_SYS_FSL_ESDHC_NUM 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020035
36/* USB */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020037#define CONFIG_USB_EHCI_MX5
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020038#define CONFIG_MXC_USB_PORT 1
39#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
40#define CONFIG_MXC_USB_FLAGS 0
41
42/* I2C */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020043#define CONFIG_SYS_I2C
44#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020045#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
46#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020047
48/* Fuse */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020049#define CONFIG_FSL_IIM
50
Andrej Rosanof079e0d2016-06-20 17:21:48 +020051/* U-Boot memory offsets */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020052#define CONFIG_LOADADDR 0x72000000
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020053#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Andrej Rosanof079e0d2016-06-20 17:21:48 +020054
55/* Linux boot */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020056#define CONFIG_HOSTNAME usbarmory
57#define CONFIG_BOOTCOMMAND \
58 "run distro_bootcmd; " \
59 "setenv bootargs console=${console} ${bootargs_default}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020060 "ext2load mmc 0:1 ${kernel_addr_r} /boot/zImage; " \
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020061 "ext2load mmc 0:1 ${fdt_addr_r} /boot/${fdtfile}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020062 "bootz ${kernel_addr_r} - ${fdt_addr_r}"
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020063
64#define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0)
65
66#include <config_distro_bootcmd.h>
67
68#define MEM_LAYOUT_ENV_SETTINGS \
69 "kernel_addr_r=0x70800000\0" \
70 "fdt_addr_r=0x71000000\0" \
71 "scriptaddr=0x70800000\0" \
72 "pxefile_addr_r=0x70800000\0" \
73 "ramdisk_addr_r=0x73000000\0"
74
75#define CONFIG_EXTRA_ENV_SETTINGS \
76 MEM_LAYOUT_ENV_SETTINGS \
77 "bootargs_default=root=/dev/mmcblk0p1 rootwait rw\0" \
78 "fdtfile=imx53-usbarmory.dtb\0" \
79 "console=ttymxc0,115200\0" \
80 BOOTENV
81
Andrej Rosanobab77d02016-06-20 17:21:49 +020082#ifndef CONFIG_CMDLINE
Andrej Rosanobab77d02016-06-20 17:21:49 +020083#define USBARMORY_FIT_PATH "/boot/usbarmory.itb"
84#define USBARMORY_FIT_ADDR "0x70800000"
85#endif
86
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020087/* Physical Memory Map */
88#define CONFIG_NR_DRAM_BANKS 1
89#define PHYS_SDRAM CSD0_BASE_ADDR
90#define PHYS_SDRAM_SIZE (gd->ram_size)
91
92#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
93#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
94#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
95
96#define CONFIG_SYS_INIT_SP_OFFSET \
97 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
98#define CONFIG_SYS_INIT_SP_ADDR \
99 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
100
101#define CONFIG_SYS_MEMTEST_START 0x70000000
102#define CONFIG_SYS_MEMTEST_END 0x90000000
103
104#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
105
106#endif /* __CONFIG_H */