blob: 0c08556d211f85b4d83eec5fc6f7ad427c7dde10 [file] [log] [blame]
Vikas Manocha33913c52014-11-18 10:42:22 -08001/*
Patrice Chotardcc551162017-10-23 09:53:59 +02002 * Copyright (C) 2014, STMicroelectronics - All Rights Reserved
3 * Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
Vikas Manocha33913c52014-11-18 10:42:22 -08004 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __CONFIG_STV0991_H
9#define __CONFIG_STV0991_H
Vikas Manocha33913c52014-11-18 10:42:22 -080010#define CONFIG_SYS_DCACHE_OFF
Vikas Manocha33913c52014-11-18 10:42:22 -080011#define CONFIG_SYS_EXCEPTION_VECTORS_HIGH
Vikas Manocha32b9e712014-11-18 10:42:23 -080012
Vikas Manocha33913c52014-11-18 10:42:22 -080013#define CONFIG_SYS_CORTEX_R4
14
Vikas Manocha33913c52014-11-18 10:42:22 -080015/* ram memory-related information */
16#define CONFIG_NR_DRAM_BANKS 1
17#define PHYS_SDRAM_1 0x00000000
18#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
19#define PHYS_SDRAM_1_SIZE 0x00198000
20
21#define CONFIG_ENV_SIZE 0x10000
Vikas Manochaf6533532015-07-02 18:29:37 -070022#define CONFIG_ENV_SECT_SIZE CONFIG_ENV_SIZE
23#define CONFIG_ENV_OFFSET 0x30000
Vikas Manocha33913c52014-11-18 10:42:22 -080024#define CONFIG_ENV_ADDR \
25 (PHYS_SDRAM_1_SIZE - CONFIG_ENV_SIZE)
Vikas Manocha33913c52014-11-18 10:42:22 -080026#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 16 * 1024)
27
Vikas Manocha33913c52014-11-18 10:42:22 -080028/* user interface */
Vikas Manocha7f34a692014-11-18 10:42:24 -080029#define CONFIG_SYS_CBSIZE 1024
Vikas Manocha33913c52014-11-18 10:42:22 -080030
31/* MISC */
32#define CONFIG_SYS_LOAD_ADDR 0x00000000
Vikas Manochad70864c2014-12-01 12:27:53 -080033#define CONFIG_SYS_INIT_RAM_SIZE 0x8000
Vikas Manocha33913c52014-11-18 10:42:22 -080034#define CONFIG_SYS_INIT_RAM_ADDR 0x00190000
35#define CONFIG_SYS_INIT_SP_OFFSET \
36 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Bin Meng75574052016-02-05 19:30:11 -080037/* U-Boot Load Address */
Vikas Manocha33913c52014-11-18 10:42:22 -080038#define CONFIG_SYS_INIT_SP_ADDR \
39 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
40
Vikas Manocha32b9e712014-11-18 10:42:23 -080041/* GMAC related configs */
42
43#define CONFIG_MII
Vikas Manocha32b9e712014-11-18 10:42:23 -080044#define CONFIG_DW_ALTDESCRIPTOR
Vikas Manocha32b9e712014-11-18 10:42:23 -080045
46/* Command support defines */
Vikas Manocha32b9e712014-11-18 10:42:23 -080047#define CONFIG_PHY_RESET_DELAY 10000 /* in usec */
48
Vikas Manocha7f34a692014-11-18 10:42:24 -080049#define CONFIG_SYS_MEMTEST_START 0x0000
50#define CONFIG_SYS_MEMTEST_END 1024*1024
Vikas Manocha7f34a692014-11-18 10:42:24 -080051
52/* Misc configuration */
Vikas Manocha7f34a692014-11-18 10:42:24 -080053
Vikas Manocha7f34a692014-11-18 10:42:24 -080054#define CONFIG_BOOTCOMMAND "go 0x40040000"
Stefan Roese83da3f12015-05-18 14:08:23 +020055
Vikas Manocha8cc062f2015-07-02 18:29:41 -070056/*
57+ * QSPI support
58+ */
59#ifdef CONFIG_OF_CONTROL /* QSPI is controlled via DT */
Vikas Manocha8cc062f2015-07-02 18:29:41 -070060#define CONFIG_CQSPI_REF_CLK ((30/4)/2)*1000*1000
Vikas Manocha8cc062f2015-07-02 18:29:41 -070061
Vikas Manocha8cc062f2015-07-02 18:29:41 -070062#endif
63
Vikas Manocha33913c52014-11-18 10:42:22 -080064#endif /* __CONFIG_H */