blob: dfbbb21a04c73cc0908ff2071a6a1e16dff11c32 [file] [log] [blame]
Frederik Kriewitz99396502009-08-23 12:56:42 +02001/*
2 * (C) Copyright 2006-2008
3 * Texas Instruments.
4 * Richard Woodruff <r-woodruff2@ti.com>
5 * Syed Mohammed Khasim <x0khasim@ti.com>
6 *
7 * (C) Copyright 2009
8 * Frederik Kriewitz <frederik@kriewitz.eu>
9 *
10 * Configuration settings for the DevKit8000 board.
11 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020012 * SPDX-License-Identifier: GPL-2.0+
Frederik Kriewitz99396502009-08-23 12:56:42 +020013 */
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
Frederik Kriewitz99396502009-08-23 12:56:42 +020017
18/* High Level Configuration Options */
Simon Schwarzbbb57cb2012-03-15 04:01:40 +000019#define CONFIG_MACH_TYPE MACH_TYPE_DEVKIT8000
Marek Vasutaede1882012-07-21 05:02:23 +000020
Simon Schwarz9ec03022011-12-05 23:16:28 +000021/*
22 * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
23 * 64 bytes before this address should be set aside for u-boot.img's
24 * header. That is 0x800FFFC0--0x80100000 should not be used for any
25 * other needs.
26 */
Thomas Weber1211d142010-10-18 15:38:15 +020027
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +010028#define CONFIG_SPL_BSS_START_ADDR 0x80000500 /* leave space for bootargs*/
29#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
30
31#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
32#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */
Vaibhav Hiremath558d23d2010-06-07 15:20:34 -040033
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +010034/* Physical Memory Map */
35#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +010036
Anthoine Bourgeoiscf84a822015-01-02 00:35:43 +010037#include <configs/ti_omap3_common.h>
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +010038
Frederik Kriewitz99396502009-08-23 12:56:42 +020039#define CONFIG_MISC_INIT_R
40
Frederik Kriewitz99396502009-08-23 12:56:42 +020041#define CONFIG_REVISION_TAG 1
42
43/* Size of malloc() pool */
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -040044#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
Frederik Kriewitz99396502009-08-23 12:56:42 +020045 /* Sector */
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +010046#undef CONFIG_SYS_MALLOC_LEN
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -040047#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
Frederik Kriewitz99396502009-08-23 12:56:42 +020048
49/* Hardware drivers */
Frederik Kriewitz99396502009-08-23 12:56:42 +020050/* DM9000 */
Frederik Kriewitz99396502009-08-23 12:56:42 +020051#define CONFIG_NET_RETRY_COUNT 20
52#define CONFIG_DRIVER_DM9000 1
53#define CONFIG_DM9000_BASE 0x2c000000
54#define DM9000_IO CONFIG_DM9000_BASE
55#define DM9000_DATA (CONFIG_DM9000_BASE + 0x400)
56#define CONFIG_DM9000_USE_16BIT 1
57#define CONFIG_DM9000_NO_SROM 1
58#undef CONFIG_DM9000_DEBUG
59
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +010060/* SPI */
61#undef CONFIG_SPI
Frederik Kriewitz99396502009-08-23 12:56:42 +020062
63/* I2C */
Frederik Kriewitz99396502009-08-23 12:56:42 +020064
65/* TWL4030 */
Frederik Kriewitz99396502009-08-23 12:56:42 +020066#define CONFIG_TWL4030_LED 1
67
68/* Board NAND Info */
Frederik Kriewitz99396502009-08-23 12:56:42 +020069
Frederik Kriewitz99396502009-08-23 12:56:42 +020070#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
71 /* to access nand */
Frederik Kriewitz99396502009-08-23 12:56:42 +020072#define CONFIG_JFFS2_NAND
73/* nand device jffs2 lives on */
74#define CONFIG_JFFS2_DEV "nand0"
75/* start of jffs2 partition */
76#define CONFIG_JFFS2_PART_OFFSET 0x680000
77#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
78 /* partition */
79
Frederik Kriewitz99396502009-08-23 12:56:42 +020080/* BOOTP/DHCP options */
Frederik Kriewitz99396502009-08-23 12:56:42 +020081#define CONFIG_BOOTP_NISDOMAIN
Frederik Kriewitz99396502009-08-23 12:56:42 +020082#define CONFIG_BOOTP_BOOTFILESIZE
Frederik Kriewitz99396502009-08-23 12:56:42 +020083#define CONFIG_BOOTP_DNS2
84#define CONFIG_BOOTP_SEND_HOSTNAME
85#define CONFIG_BOOTP_NTPSERVER
86#define CONFIG_BOOTP_TIMEOFFSET
87#undef CONFIG_BOOTP_VENDOREX
88
89/* Environment information */
Frederik Kriewitz99396502009-08-23 12:56:42 +020090#define CONFIG_EXTRA_ENV_SETTINGS \
91 "loadaddr=0x82000000\0" \
Thomas Weberf1f72f52011-09-18 22:43:58 +000092 "console=ttyO2,115200n8\0" \
Tom Rinibde8eea2011-09-03 21:52:45 -040093 "mmcdev=0\0" \
Frederik Kriewitz99396502009-08-23 12:56:42 +020094 "vram=12M\0" \
95 "dvimode=1024x768MR-16@60\0" \
96 "defaultdisplay=dvi\0" \
97 "nfsopts=hard,tcp,rsize=65536,wsize=65536\0" \
98 "kernelopts=rw\0" \
99 "commonargs=" \
100 "setenv bootargs console=${console} " \
101 "vram=${vram} " \
102 "omapfb.mode=dvi:${dvimode} " \
103 "omapdss.def_disp=${defaultdisplay}\0" \
104 "mmcargs=" \
105 "run commonargs; " \
106 "setenv bootargs ${bootargs} " \
107 "root=/dev/mmcblk0p2 " \
Andreas Bießmann3b88bcf2012-08-30 23:53:32 +0000108 "rootwait " \
Frederik Kriewitz99396502009-08-23 12:56:42 +0200109 "${kernelopts}\0" \
110 "nandargs=" \
111 "run commonargs; " \
112 "setenv bootargs ${bootargs} " \
113 "omapfb.mode=dvi:${dvimode} " \
114 "omapdss.def_disp=${defaultdisplay} " \
115 "root=/dev/mtdblock4 " \
116 "rootfstype=jffs2 " \
117 "${kernelopts}\0" \
118 "netargs=" \
119 "run commonargs; " \
120 "setenv bootargs ${bootargs} " \
121 "root=/dev/nfs " \
122 "nfsroot=${serverip}:${rootpath},${nfsopts} " \
123 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off " \
124 "${kernelopts} " \
125 "dnsip1=${dnsip} " \
126 "dnsip2=${dnsip2}\0" \
Tom Rinibde8eea2011-09-03 21:52:45 -0400127 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
Frederik Kriewitz99396502009-08-23 12:56:42 +0200128 "bootscript=echo Running bootscript from mmc ...; " \
129 "source ${loadaddr}\0" \
Tom Rinibde8eea2011-09-03 21:52:45 -0400130 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
Frederik Kriewitz99396502009-08-23 12:56:42 +0200131 "eraseenv=nand unlock 0x260000 0x20000; nand erase 0x260000 0x20000\0" \
132 "mmcboot=echo Booting from mmc ...; " \
133 "run mmcargs; " \
134 "bootm ${loadaddr}\0" \
135 "nandboot=echo Booting from nand ...; " \
136 "run nandargs; " \
137 "nand read ${loadaddr} 280000 400000; " \
138 "bootm ${loadaddr}\0" \
139 "netboot=echo Booting from network ...; " \
140 "dhcp ${loadaddr}; " \
141 "run netargs; " \
142 "bootm ${loadaddr}\0" \
Andrew Bradforde1c7c8a2012-10-01 05:06:52 +0000143 "autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
Frederik Kriewitz99396502009-08-23 12:56:42 +0200144 "if run loadbootscript; then " \
145 "run bootscript; " \
146 "else " \
147 "if run loaduimage; then " \
148 "run mmcboot; " \
149 "else run nandboot; " \
150 "fi; " \
151 "fi; " \
152 "else run nandboot; fi\0"
153
Frederik Kriewitz99396502009-08-23 12:56:42 +0200154#define CONFIG_BOOTCOMMAND "run autoboot"
155
Frederik Kriewitz99396502009-08-23 12:56:42 +0200156/* Boot Argument Buffer Size */
Frederik Kriewitz99396502009-08-23 12:56:42 +0200157#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0 + 0x07000000)
158#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
159 0x01000000) /* 16MB */
160
Frederik Kriewitz99396502009-08-23 12:56:42 +0200161/* NAND and environment organization */
Frederik Kriewitz99396502009-08-23 12:56:42 +0200162
Adam Ford6b1c1652017-09-04 21:08:02 -0500163#define CONFIG_ENV_OFFSET 0x260000
Frederik Kriewitz99396502009-08-23 12:56:42 +0200164
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400165/* SRAM config */
166#define CONFIG_SYS_SRAM_START 0x40200000
167#define CONFIG_SYS_SRAM_SIZE 0x10000
168
169/* Defines for SPL */
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400170
Anthoine Bourgeoiscf84a822015-01-02 00:35:43 +0100171#undef CONFIG_SPL_TEXT_BASE
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400172#define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400173
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400174/* NAND boot config */
Tom Rinid89a06a2011-11-09 16:40:04 -0500175#define CONFIG_SYS_NAND_5_ADDR_CYCLE
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400176#define CONFIG_SYS_NAND_PAGE_COUNT 64
177#define CONFIG_SYS_NAND_PAGE_SIZE 2048
178#define CONFIG_SYS_NAND_OOBSIZE 64
179#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
180#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
181#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
182 10, 11, 12, 13}
183
184#define CONFIG_SYS_NAND_ECCSIZE 512
185#define CONFIG_SYS_NAND_ECCBYTES 3
pekon gupta3ef49732013-11-18 19:03:01 +0530186#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400187
Simon Schwarz7ae359c2011-09-14 15:32:17 -0400188#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
189#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x200000
190
Simon Schwarz2128f222012-03-15 04:01:35 +0000191/* SPL OS boot options */
Simon Schwarz2128f222012-03-15 04:01:35 +0000192#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
Tom Rinid8064542013-06-07 14:16:43 -0400193
Anthoine Bourgeoise70198f2015-01-02 00:35:42 +0100194#undef CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
195#undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR
196#undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
Tom Rinid8064542013-06-07 14:16:43 -0400197#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x500 /* address 0xa0000 */
198#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x8 /* address 0x1000 */
199#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 8 /* 4KB */
200
Anthoine Bourgeoiscf84a822015-01-02 00:35:43 +0100201#undef CONFIG_SYS_SPL_ARGS_ADDR
Simon Schwarz2128f222012-03-15 04:01:35 +0000202#define CONFIG_SYS_SPL_ARGS_ADDR (PHYS_SDRAM_1 + 0x100)
203
Frederik Kriewitz99396502009-08-23 12:56:42 +0200204#endif /* __CONFIG_H */