blob: 4ab60cf2717aee11b3bd271992d78eaade585bdd [file] [log] [blame]
wdenkc4cbd342005-01-09 18:21:42 +00001/*
2 * Configuation settings for the Sentec Cobra Board.
3 *
4 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/* ---
26 * Version: U-boot 1.0.0 - initial release for Sentec COBRA5272 board
27 * Date: 2004-03-29
28 * Author: Florian Schlote
29 *
30 * For a description of configuration options please refer also to the
31 * general u-boot-1.x.x/README file
32 * ---
33 */
34
35/* ---
36 * board/config.h - configuration options, board specific
37 * ---
38 */
39
40#ifndef _CONFIG_COBRA5272_H
41#define _CONFIG_COBRA5272_H
42
43/* ---
44 * Define processor
45 * possible values for Sentec board: only Coldfire M5272 processor supported
46 * (please do not change)
47 * ---
48 */
49
50#define CONFIG_MCF52x2 /* define processor family */
51#define CONFIG_M5272 /* define processor type */
52
53/* ---
54 * Defines processor clock - important for correct timings concerning serial
55 * interface etc.
56 * CFG_HZ gives unit: 1000 -> 1 Hz ^= 1000 ms
57 * ---
58 */
59
60#define CFG_HZ 1000
61#define CFG_CLK 66000000
62#define CFG_SDRAM_SIZE 16 /* SDRAM size in MB */
63
64/* ---
65 * Enable use of Ethernet
66 * ---
67 */
68
69#define FEC_ENET
70
71/* ---
72 * Define baudrate for UART1 (console output, tftp, ...)
73 * default value of CONFIG_BAUDRATE for Sentec board: 19200 baud
74 * CFG_BAUDRATE_TABLE defines values that can be selected in u-boot command
75 * interface
76 * ---
77 */
78
79#define CONFIG_BAUDRATE 19200
80#define CFG_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
81
82/* ---
83 * set "#if 0" to "#if 1" if (Hardware)-WATCHDOG should be enabled & change
84 * timeout acc. to your needs
85 * #define CONFIG_WATCHDOG_TIMEOUT x , x is timeout in milliseconds, e. g. 10000
86 * for 10 sec
87 * ---
88 */
89
90#if 0
91#define CONFIG_WATCHDOG
92#define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
93#endif
94
95/* ---
96 * CONFIG_MONITOR_IS_IN_RAM defines if u-boot is started from a different
97 * bootloader residing in flash ('chainloading'); if you want to use
98 * chainloading or want to compile a u-boot binary that can be loaded into
99 * RAM via BDM set
100 * "#if 0" to "#if 1"
101 * You will need a first stage bootloader then, e. g. colilo or a working BDM
102 * cable (Background Debug Mode)
103 *
104 * Setting #if 0: u-boot will start from flash and relocate itself to RAM
105 *
106 * Please do not forget to modify the setting of TEXT_BASE
107 * in board/cobra5272/config.mk accordingly (#if 0: 0xffe00000; #if 1: 0x20000)
108 *
109 * ---
110 */
111
112#if 0
113#define CONFIG_MONITOR_IS_IN_RAM /* monitor is started from a preloader */
114#endif
115
116/* ---
117 * Configuration for environment
118 * Environment is embedded in u-boot in the second sector of the flash
119 * ---
120 */
121
122#ifndef CONFIG_MONITOR_IS_IN_RAM
123#define CFG_ENV_OFFSET 0x4000
124#define CFG_ENV_SECT_SIZE 0x2000
125#define CFG_ENV_IS_IN_FLASH 1
126#define CFG_ENV_IS_EMBEDDED 1
127#else
128#define CFG_ENV_ADDR 0xffe04000
129#define CFG_ENV_SECT_SIZE 0x2000
130#define CFG_ENV_IS_IN_FLASH 1
131#endif
132
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500133
134/*
135 * Command line configuration.
wdenkc4cbd342005-01-09 18:21:42 +0000136 */
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500137#include <config_cmd_default.h>
wdenkc4cbd342005-01-09 18:21:42 +0000138
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500139#define CONFIG_CMD_PING
wdenkc4cbd342005-01-09 18:21:42 +0000140
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500141#undef CONFIG_CMD_LOADS
142#undef CONFIG_CMD_LOADB
143#undef CONFIG_CMD_MII
144
wdenkc4cbd342005-01-09 18:21:42 +0000145
146/*
147 *-----------------------------------------------------------------------------
148 * Define user parameters that have to be customized most likely
149 *-----------------------------------------------------------------------------
150 */
151
152/*AUTOBOOT settings - booting images automatically by u-boot after power on*/
153
154#define CONFIG_BOOTDELAY 5 /* used for autoboot, delay in
155seconds u-boot will wait before starting defined (auto-)boot command, setting
156to -1 disables delay, setting to 0 will too prevent access to u-boot command
157interface: u-boot then has to reflashed */
158
159
160/* The following settings will be contained in the environment block ; if you
161want to use a neutral environment all those settings can be manually set in
162u-boot: 'set' command */
163
164#if 0
165
166#define CONFIG_BOOTCOMMAND "bootm 0xffe80000" /*Autoboto command, please
167enter a valid image address in flash */
168
169#define CONFIG_BOOTARGS " " /* default bootargs that are
170considered during boot */
171
172/* User network settings */
173
174#define CONFIG_ETHADDR 00:00:00:00:00:09 /* default ethernet MAC addr. */
175#define CONFIG_IPADDR 192.168.100.2 /* default board IP address */
176#define CONFIG_SERVERIP 192.168.100.1 /* default tftp server IP address */
177
178#endif
179
180#define CFG_PROMPT "COBRA > " /* Layout of u-boot prompt*/
181
182#define CFG_LOAD_ADDR 0x20000 /*Defines default RAM address
183from which user programs will be started */
184
185/*---*/
186
187#define CFG_LONGHELP /* undef to save memory */
188
Jon Loeliger37ec35e2007-07-04 22:31:56 -0500189#if defined(CONFIG_CMD_KGDB)
wdenkc4cbd342005-01-09 18:21:42 +0000190#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
191#else
192#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
193#endif
194#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
195#define CFG_MAXARGS 16 /* max number of command args */
196#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
197
198/*
199 *-----------------------------------------------------------------------------
200 * End of user parameters to be customized
201 *-----------------------------------------------------------------------------
202 */
203
204/* ---
205 * Defines memory range for test
206 * ---
207 */
208
209#define CFG_MEMTEST_START 0x400
210#define CFG_MEMTEST_END 0x380000
211
212/* ---
213 * Low Level Configuration Settings
214 * (address mappings, register initial values, etc.)
215 * You should know what you are doing if you make changes here.
216 * ---
217 */
218
219/* ---
220 * Base register address
221 * ---
222 */
223
224#define CFG_MBAR 0x10000000 /* Register Base Addrs */
225
226/* ---
227 * System Conf. Reg. & System Protection Reg.
228 * ---
229 */
230
231#define CFG_SCR 0x0003;
232#define CFG_SPR 0xffff;
233
234/* ---
235 * Ethernet settings
236 * ---
237 */
238
239#define CFG_DISCOVER_PHY
240#define CFG_ENET_BD_BASE 0x780000
241
242/*-----------------------------------------------------------------------
243 * Definitions for initial stack pointer and data area (in internal SRAM)
244 */
245#define CFG_INIT_RAM_ADDR 0x20000000
246#define CFG_INIT_RAM_END 0x1000 /* End of used area in internal SRAM */
247#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
248#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
249#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
250
251/*-----------------------------------------------------------------------
252 * Start addresses for the final memory configuration
253 * (Set up by the startup code)
254 * Please note that CFG_SDRAM_BASE _must_ start at 0
255 */
256#define CFG_SDRAM_BASE 0x00000000
257
258/*
259 *-------------------------------------------------------------------------
260 * RAM SIZE (is defined above)
261 *-----------------------------------------------------------------------
262 */
263
264/* #define CFG_SDRAM_SIZE 16 */
265
266/*
267 *-----------------------------------------------------------------------
268 */
269
270#define CFG_FLASH_BASE 0xffe00000
271
272#ifdef CONFIG_MONITOR_IS_IN_RAM
273#define CFG_MONITOR_BASE 0x20000
274#else
275#define CFG_MONITOR_BASE (CFG_FLASH_BASE + 0x400)
276#endif
277
278#define CFG_MONITOR_LEN 0x20000
279#define CFG_MALLOC_LEN (256 << 10)
280#define CFG_BOOTPARAMS_LEN 64*1024
281
282/*
283 * For booting Linux, the board info and command line data
284 * have to be in the first 8 MB of memory, since this is
285 * the maximum mapped by the Linux kernel during initialization ??
286 */
287#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
288
289/*-----------------------------------------------------------------------
290 * FLASH organization
291 */
292#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
293#define CFG_MAX_FLASH_SECT 11 /* max number of sectors on one chip */
294#define CFG_FLASH_ERASE_TOUT 1000 /* flash timeout */
295
296/*-----------------------------------------------------------------------
297 * Cache Configuration
298 */
299#define CFG_CACHELINE_SIZE 16
300
301/*-----------------------------------------------------------------------
302 * Memory bank definitions
303 *
304 * Please refer also to Motorola Coldfire user manual - Chapter XXX
305 * <http://e-www.motorola.com/files/dsp/doc/ref_manual/MCF5272UM.pdf>
306 */
307#define CFG_BR0_PRELIM 0xFFE00201
308#define CFG_OR0_PRELIM 0xFFE00014
309
310#define CFG_BR1_PRELIM 0
311#define CFG_OR1_PRELIM 0
312
313#define CFG_BR2_PRELIM 0
314#define CFG_OR2_PRELIM 0
315
316#define CFG_BR3_PRELIM 0
317#define CFG_OR3_PRELIM 0
318
319#define CFG_BR4_PRELIM 0
320#define CFG_OR4_PRELIM 0
321
322#define CFG_BR5_PRELIM 0
323#define CFG_OR5_PRELIM 0
324
325#define CFG_BR6_PRELIM 0
326#define CFG_OR6_PRELIM 0
327
328#define CFG_BR7_PRELIM 0x00000701
329#define CFG_OR7_PRELIM 0xFF00007C
330
331/*-----------------------------------------------------------------------
332 * LED config
333 */
334#define LED_STAT_0 0xffff /*all LEDs off*/
335#define LED_STAT_1 0xfffe
336#define LED_STAT_2 0xfffd
337#define LED_STAT_3 0xfffb
338#define LED_STAT_4 0xfff7
339#define LED_STAT_5 0xffef
340#define LED_STAT_6 0xffdf
341#define LED_STAT_7 0xff00 /*all LEDs on*/
342
343/*-----------------------------------------------------------------------
344 * Port configuration (GPIO)
345 */
346#define CFG_PACNT 0x00000000 /* PortA control reg.: All pins are external
347GPIO*/
348#define CFG_PADDR 0x00FF /* PortA direction reg.: PA7 to PA0 are outputs
349(1^=output, 0^=input) */
350#define CFG_PADAT LED_STAT_0 /* PortA value reg.: Turn all LED off */
351#define CFG_PBCNT 0x55554155 /* PortB control reg.: Ethernet/UART
352configuration */
353#define CFG_PBDDR 0x0000 /* PortB direction: All pins configured as inputs */
354#define CFG_PBDAT 0x0000 /* PortB value reg. */
355#define CFG_PDCNT 0x00000000 /* PortD control reg. */
356
357#endif /* _CONFIG_COBRA5272_H */