Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f7526743ab04f249adf7b10c9fc8adb3cf877fc1 / . / configs / mvebu_crb_cn9130_defconfig
blob: 4d5f575b0381f719c58cef75040dd2263a8cc40c [file] [log] [blame]
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_CPU_INIT=y
3CONFIG_ARCH_MVEBU=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x00000000
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]5CONFIG_NR_DRAM_BANKS=2
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]6CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
7CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xff0000
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]8CONFIG_TARGET_OCTEONTX2_CN913x=y
9CONFIG_ENV_SIZE=0x10000
10CONFIG_ENV_OFFSET=0x3f0000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="cn9130-crb-A"
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xf0512000
13CONFIG_DEBUG_UART_CLOCK=200000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]14CONFIG_SYS_LOAD_ADDR=0x800000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]15CONFIG_PCI=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]16CONFIG_DEBUG_UART=y
17CONFIG_AHCI=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]18# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]19CONFIG_SYS_BOOTM_LEN=0x800000
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]20CONFIG_DISTRO_DEFAULTS=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]21CONFIG_USE_PREBOOT=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]22CONFIG_SYS_PBSIZE=1051
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]23CONFIG_SYS_CONSOLE_INFO_QUIET=y
24# CONFIG_DISPLAY_CPUINFO is not set
25# CONFIG_DISPLAY_BOARDINFO is not set
26CONFIG_DISPLAY_BOARDINFO_LATE=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]27CONFIG_BOARD_EARLY_INIT_F=y
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]28CONFIG_SYS_PROMPT="Marvell>> "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]29CONFIG_SYS_MAXARGS=32
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]30CONFIG_CMD_I2C=y
31CONFIG_CMD_MMC=y
32CONFIG_CMD_MTD=y
33CONFIG_CMD_PCI=y
34CONFIG_CMD_SPI=y
35CONFIG_CMD_USB=y
36# CONFIG_CMD_SETEXPR is not set
37CONFIG_CMD_TFTPPUT=y
38CONFIG_CMD_CACHE=y
39CONFIG_CMD_TIME=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]40CONFIG_MVEBU_MMC_BOOT=y
41CONFIG_CMD_EXT4_WRITE=y
42CONFIG_MAC_PARTITION=y
43CONFIG_ENV_OVERWRITE=y
44CONFIG_ENV_IS_IN_MMC=y
45CONFIG_SYS_RELOC_GD_ENV_ADDR=y
46CONFIG_SYS_MMC_ENV_DEV=1
Tom Rinia8a77502022-03-11 09:12:01 -0500[diff] [blame]47CONFIG_ARP_TIMEOUT=200
Tom Rini26011a32022-03-11 09:12:02 -0500[diff] [blame]48CONFIG_NET_RETRY_COUNT=50
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]49CONFIG_AHCI_MVEBU=y
Tom Rini3f004772022-06-10 22:59:28 -0400[diff] [blame]50CONFIG_LBA48=y
51CONFIG_SYS_64BIT_LBA=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]52CONFIG_DM_I2C=y
53CONFIG_SYS_I2C_MVTWSI=y
54CONFIG_MISC=y
55CONFIG_MMC_BROKEN_CD=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]56CONFIG_MMC_HS200_SUPPORT=y
57CONFIG_MMC_SDHCI=y
58CONFIG_MMC_SDHCI_XENON=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]59CONFIG_DM_MTD=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]60CONFIG_SPI_FLASH_SFDP_SUPPORT=y
61CONFIG_SPI_FLASH_MACRONIX=y
62CONFIG_SPI_FLASH_SPANSION=y
63CONFIG_SPI_FLASH_STMICRO=y
64CONFIG_SPI_FLASH_SST=y
65CONFIG_SPI_FLASH_WINBOND=y
66CONFIG_SPI_FLASH_MTD=y
67CONFIG_PHY_MARVELL=y
68CONFIG_PHY_GIGE=y
Tom Rini7b1474d2021-11-07 22:59:33 -0500[diff] [blame]69CONFIG_E1000=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]70CONFIG_MVPP2=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]71CONFIG_NVME_PCI=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]72CONFIG_PCIE_DW_MVEBU=y
Simon Glassc3fba302021-07-10 21:14:23 -0600[diff] [blame]73CONFIG_PHY=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]74CONFIG_MVEBU_COMPHY_SUPPORT=y
75CONFIG_PINCTRL=y
76CONFIG_PINCTRL_ARMADA_8K=y
77CONFIG_DEBUG_UART_SHIFT=2
78CONFIG_DEBUG_UART_ANNOUNCE=y
79CONFIG_SYS_NS16550=y
80CONFIG_KIRKWOOD_SPI=y
81CONFIG_USB=y
Konstantin Porotchkin1d6ff1f2021-03-16 17:20:57 +0100[diff] [blame]82CONFIG_USB_XHCI_HCD=y
83CONFIG_USB_EHCI_HCD=y
84CONFIG_USB_HOST_ETHER=y
85CONFIG_USB_ETHER_ASIX=y
86CONFIG_USB_ETHER_MCS7830=y
87CONFIG_USB_ETHER_RTL8152=y
88CONFIG_USB_ETHER_SMSC95XX=y