blob: 8931517e5907c86dd6ad082abb326ddac5f8fb74 [file] [log] [blame]
Rob Herring73089ad2011-10-24 08:50:20 +00001/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Rob Herring73089ad2011-10-24 08:50:20 +00005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Rob Herring5ed6a3d2014-04-10 16:17:30 -050010#include <config_distro_defaults.h>
11
Rob Herringb184c732013-06-12 22:24:47 -050012#define CONFIG_SYS_DCACHE_OFF
Rob Herring73089ad2011-10-24 08:50:20 +000013
Rob Herring73089ad2011-10-24 08:50:20 +000014#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
15
Rob Herring8ba859a2013-10-04 10:22:43 -050016#define CONFIG_SYS_TIMER_RATE (150000000/256)
17#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
18#define CONFIG_SYS_TIMER_COUNTS_DOWN
19
Rob Herring73089ad2011-10-24 08:50:20 +000020/*
21 * Size of malloc() pool
22 */
23#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
24
Rob Herring73089ad2011-10-24 08:50:20 +000025#define CONFIG_PL011_CLOCK 150000000
26#define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) }
27#define CONFIG_CONS_INDEX 0
28
Rob Herring02fe7852012-02-01 16:57:54 +000029#define CONFIG_BOOTCOUNT_LIMIT
Stefan Roese033848e2012-08-16 17:55:41 +000030#define CONFIG_SYS_BOOTCOUNT_SINGLEWORD
31#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
Rob Herring02fe7852012-02-01 16:57:54 +000032#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c
33
Rob Herring73089ad2011-10-24 08:50:20 +000034#define CONFIG_MISC_INIT_R
Rob Herring73089ad2011-10-24 08:50:20 +000035#define CONFIG_SCSI_AHCI_PLAT
36#define CONFIG_SYS_SCSI_MAX_SCSI_ID 5
37#define CONFIG_SYS_SCSI_MAX_LUN 1
38#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
39 CONFIG_SYS_SCSI_MAX_LUN)
40
Rob Herring6fd09422011-12-15 11:15:50 +000041#define CONFIG_CALXEDA_XGMAC
42
Rob Herring73089ad2011-10-24 08:50:20 +000043/*
44 * Command line configuration.
45 */
Rob Herring73089ad2011-10-24 08:50:20 +000046
Rob Herringfd5700b2013-06-12 22:24:51 -050047#define CONFIG_BOOT_RETRY_TIME -1
48#define CONFIG_RESET_TO_RETRY
Stefan Roese83da3f12015-05-18 14:08:23 +020049
Rob Herring73089ad2011-10-24 08:50:20 +000050/*
51 * Miscellaneous configurable options
52 */
Rob Herringb184c732013-06-12 22:24:47 -050053#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Rob Herring73089ad2011-10-24 08:50:20 +000054#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Rob Herring73089ad2011-10-24 08:50:20 +000055
56#define CONFIG_SYS_LOAD_ADDR 0x800000
Rob Herringb184c732013-06-12 22:24:47 -050057#define CONFIG_SYS_64BIT_LBA
58
Rob Herring73089ad2011-10-24 08:50:20 +000059/*-----------------------------------------------------------------------
Rob Herring73089ad2011-10-24 08:50:20 +000060 * Physical Memory Map
Rob Herring0caae192015-06-21 00:29:55 +010061 * The DRAM is already setup, so do not touch the DT node later.
Rob Herring73089ad2011-10-24 08:50:20 +000062 */
Rob Herring0caae192015-06-21 00:29:55 +010063#define CONFIG_NR_DRAM_BANKS 0
Rob Herring73089ad2011-10-24 08:50:20 +000064#define PHYS_SDRAM_1_SIZE (4089 << 20)
65#define CONFIG_SYS_MEMTEST_START 0x100000
66#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000)
67
Jason Hobbs209432a2012-02-01 16:57:56 +000068/* Environment data setup
69*/
Jason Hobbs209432a2012-02-01 16:57:56 +000070#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
71#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
72#define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */
73#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
Rob Herring73089ad2011-10-24 08:50:20 +000074
75#define CONFIG_SYS_SDRAM_BASE 0x00000000
Rob Herring73089ad2011-10-24 08:50:20 +000076#define CONFIG_SYS_INIT_SP_ADDR 0x01000000
77#define CONFIG_SKIP_LOWLEVEL_INIT
78
79#endif