blob: 4eed72292dfab33feb7618da0eebad272480f343 [file] [log] [blame]
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -04001/*
2 * Copyright (C) 2009 Texas Instruments Incorporated
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -04005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10#define DAVINCI_DM355LEOPARD
11
12#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 3rd stage loader */
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040013#define CONFIG_SYS_NO_FLASH /* that is, no *NOR* flash */
14#define CONFIG_SYS_CONSOLE_INFO_QUIET
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040015
16/* SoC Configuration */
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040017#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
18#define CONFIG_SYS_HZ_CLOCK 24000000 /* timer0 freq */
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040019#define CONFIG_SOC_DM355 /* DM355 based board */
20
21/* Memory Info */
22#define CONFIG_NR_DRAM_BANKS 1
23#define PHYS_SDRAM_1 0x80000000
24#define PHYS_SDRAM_1_SIZE (128 << 20) /* 128 MiB */
25
26/* Serial Driver info: UART0 for console */
27#define CONFIG_SYS_NS16550
28#define CONFIG_SYS_NS16550_SERIAL
29#define CONFIG_SYS_NS16550_REG_SIZE -4
30#define CONFIG_SYS_NS16550_COM1 0x01c20000
31#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040032#define CONFIG_CONS_INDEX 1
33#define CONFIG_BAUDRATE 115200
34
35/* Ethernet: external DM9000 */
36#define CONFIG_DRIVER_DM9000 1
37#define CONFIG_DM9000_BASE 0x04000000
38#define DM9000_IO CONFIG_DM9000_BASE
39#define DM9000_DATA (CONFIG_DM9000_BASE + 16)
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040040
41/* I2C */
Vitaly Andrianovbc9cd952014-04-04 13:16:52 -040042#define CONFIG_SYS_I2C
43#define CONFIG_SYS_I2C_DAVINCI
44#define CONFIG_SYS_DAVINCI_I2C_SPEED 400000
45#define CONFIG_SYS_DAVINCI_I2C_SLAVE 0x10
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040046
47/* NAND */
48#define CONFIG_NAND_DAVINCI
Nick Thompson789c8872009-12-12 12:12:26 -050049#define CONFIG_SYS_NAND_CS 2
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040050#define CONFIG_SYS_NAND_USE_FLASH_BBT
51#define CONFIG_SYS_NAND_HW_ECC
52
53#define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
54#define CONFIG_SYS_MAX_NAND_DEVICE 1
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040055
56/* U-Boot command configuration */
57#include <config_cmd_default.h>
58
59#undef CONFIG_CMD_BDI
60#undef CONFIG_CMD_FLASH
61#undef CONFIG_CMD_FPGA
62#undef CONFIG_CMD_SETGETDCR
63
64#define CONFIG_CMD_ASKENV
65#define CONFIG_CMD_DHCP
66#define CONFIG_CMD_I2C
67#define CONFIG_CMD_PING
68#define CONFIG_CMD_SAVES
69
Hadli, Manjunath0dfccbe2012-02-06 00:30:44 +000070#ifdef CONFIG_CMD_BDI
71#define CONFIG_CLOCKS
72#endif
73
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040074#ifdef CONFIG_NAND_DAVINCI
75#define CONFIG_CMD_MTDPARTS
76#define CONFIG_MTD_PARTITIONS
77#define CONFIG_MTD_DEVICE
78#define CONFIG_CMD_NAND
79#define CONFIG_CMD_UBI
80#define CONFIG_RBTREE
81#endif
82
83#define CONFIG_CRC32_VERIFY
84#define CONFIG_MX_CYCLIC
85
86/* U-Boot general configuration */
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040087#define CONFIG_BOOTFILE "uImage" /* Boot file name */
88#define CONFIG_SYS_PROMPT "DM355 LEOPARD # "
89#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
90#define CONFIG_SYS_PBSIZE /* Print buffer size */ \
91 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
92#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
93#define CONFIG_SYS_HUSH_PARSER
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -040094#define CONFIG_SYS_LONGHELP
95
96#ifdef CONFIG_NAND_DAVINCI
97#define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB */
98#define CONFIG_ENV_IS_IN_NAND
99#define CONFIG_ENV_OFFSET 0x3C0000
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -0400100#undef CONFIG_ENV_IS_IN_FLASH
101#define CONFIG_ENV_OVERWRITE
102#endif
103
104#define CONFIG_BOOTDELAY 3
105#define CONFIG_BOOTCOMMAND "dhcp;bootm"
106#define CONFIG_BOOTARGS \
107 "console=ttyS0,115200n8 " \
108 "root=/dev/mmcblk0p1 rootwait rootfstype=ext3 ro"
109
110#define CONFIG_CMDLINE_EDITING
111#define CONFIG_VERSION_VARIABLE
112#define CONFIG_TIMESTAMP
113
114#define CONFIG_NET_RETRY_COUNT 10
115
116/* U-Boot memory configuration */
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -0400117#define CONFIG_SYS_MALLOC_LEN (1 << 20) /* 1 MiB */
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -0400118#define CONFIG_SYS_MEMTEST_START 0x87000000 /* physical address */
119#define CONFIG_SYS_MEMTEST_END 0x88000000 /* test 16MB RAM */
120
121/* Linux interfacing */
122#define CONFIG_CMDLINE_TAG
123#define CONFIG_SETUP_MEMORY_TAGS
124#define CONFIG_SYS_BARGSIZE 1024 /* bootarg Size */
125#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* kernel address */
126
127#define MTDIDS_DEFAULT "nand0=davinci_nand.0"
128
129#ifdef CONFIG_SYS_NAND_LARGEPAGE
130#define PART_BOOT "2m(bootloader)ro,"
131#else
132/* Assume 16K erase blocks; allow a few bad ones. */
133#define PART_BOOT "512k(bootloader)ro,"
134#endif
135
136#define PART_KERNEL "4m(kernel)," /* kernel + initramfs */
137#define PART_REST "-(filesystem)"
138
139#define MTDPARTS_DEFAULT \
140 "mtdparts=davinci_nand.0:" PART_BOOT PART_KERNEL PART_REST
141
Sandeep Paulrajb7358232010-11-27 18:50:11 -0500142#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
143
144#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
145#define CONFIG_SYS_INIT_SP_ADDR \
146 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
147
Sandeep Paulraj2e584ec2009-10-10 13:37:10 -0400148#endif /* __CONFIG_H */