blob: c8a1f205305dbe151703e0d3f9ea347cea15dfb3 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
TsiChung Liewf6afe722007-06-18 13:50:13 -05002/*
3 *
4 * (C) Copyright 2000-2003
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
Alison Wang35d23df2012-03-26 21:49:05 +00007 * Copyright (C) 2004-2008, 2012 Freescale Semiconductor, Inc.
TsiChung Liewf6afe722007-06-18 13:50:13 -05008 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
TsiChung Liewf6afe722007-06-18 13:50:13 -05009 */
10
11#include <common.h>
Simon Glassf5c208d2019-11-14 12:57:20 -070012#include <vsprintf.h>
TsiChung Liewf6afe722007-06-18 13:50:13 -050013#include <watchdog.h>
14#include <command.h>
Ben Warren2f2b6b62008-08-31 22:22:04 -070015#include <netdev.h>
TsiChung Liewf6afe722007-06-18 13:50:13 -050016
TsiChungLiewfb661742007-07-05 23:01:22 -050017#include <asm/immap.h>
Alison Wang35d23df2012-03-26 21:49:05 +000018#include <asm/io.h>
TsiChung Liewf6afe722007-06-18 13:50:13 -050019
Wolfgang Denkd112a2c2007-09-15 20:48:41 +020020DECLARE_GLOBAL_DATA_PTR;
21
Mike Frysinger6d1f6982010-10-20 03:41:17 -040022int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
TsiChung Liewf6afe722007-06-18 13:50:13 -050023{
Alison Wang35d23df2012-03-26 21:49:05 +000024 rcm_t *rcm = (rcm_t *) (MMAP_RCM);
TsiChung Liewf6afe722007-06-18 13:50:13 -050025
TsiChung Liewf6afe722007-06-18 13:50:13 -050026 udelay(1000);
Alison Wang35d23df2012-03-26 21:49:05 +000027 setbits_8(&rcm->rcr, RCM_RCR_SOFTRST);
TsiChung Liewf6afe722007-06-18 13:50:13 -050028
29 /* we don't return! */
30 return 0;
31};
32
Angelo Dureghello3146b4d2017-08-20 00:01:55 +020033#if defined(CONFIG_DISPLAY_CPUINFO)
34int print_cpuinfo(void)
TsiChung Liewf6afe722007-06-18 13:50:13 -050035{
Alison Wang35d23df2012-03-26 21:49:05 +000036 ccm_t *ccm = (ccm_t *) MMAP_CCM;
TsiChung Liewf6afe722007-06-18 13:50:13 -050037 u16 msk;
38 u16 id = 0;
39 u8 ver;
40
41 puts("CPU: ");
Alison Wang35d23df2012-03-26 21:49:05 +000042 msk = (in_be16(&ccm->cir) >> 6);
43 ver = (in_be16(&ccm->cir) & 0x003f);
TsiChung Liewf6afe722007-06-18 13:50:13 -050044 switch (msk) {
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000045#ifdef CONFIG_MCF5301x
46 case 0x78:
47 id = 53010;
48 break;
49 case 0x77:
50 id = 53012;
51 break;
52 case 0x76:
53 id = 53015;
54 break;
55 case 0x74:
56 id = 53011;
57 break;
58 case 0x73:
59 id = 53013;
60 break;
61#endif
62#ifdef CONFIG_MCF532x
TsiChung Liewf6afe722007-06-18 13:50:13 -050063 case 0x54:
64 id = 5329;
65 break;
66 case 0x59:
67 id = 5328;
68 break;
69 case 0x61:
70 id = 5327;
71 break;
TsiChungLiew6f8a0a32008-01-14 17:23:08 -060072 case 0x65:
73 id = 5373;
74 break;
75 case 0x68:
76 id = 53721;
77 break;
78 case 0x69:
79 id = 5372;
80 break;
81 case 0x6B:
82 id = 5372;
83 break;
TsiChung Liewe7e4fc82008-10-22 11:38:21 +000084#endif
TsiChung Liewf6afe722007-06-18 13:50:13 -050085 }
86
87 if (id) {
Wolfgang Denk20591042008-10-19 02:35:49 +020088 char buf1[32], buf2[32];
89
TsiChung Liewf6afe722007-06-18 13:50:13 -050090 printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
91 ver);
Wolfgang Denk20591042008-10-19 02:35:49 +020092 printf(" CPU CLK %s MHz BUS CLK %s MHz\n",
TsiChung Liew10e9a6e2008-10-22 11:55:30 +000093 strmhz(buf1, gd->cpu_clk),
94 strmhz(buf2, gd->bus_clk));
TsiChung Liewf6afe722007-06-18 13:50:13 -050095 }
96
97 return 0;
98};
Angelo Dureghello3146b4d2017-08-20 00:01:55 +020099#endif /* CONFIG_DISPLAY_CPUINFO */
TsiChung Liewf6afe722007-06-18 13:50:13 -0500100
101#if defined(CONFIG_WATCHDOG)
102/* Called by macro WATCHDOG_RESET */
103void watchdog_reset(void)
104{
Alison Wang35d23df2012-03-26 21:49:05 +0000105 wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
TsiChung Liewf6afe722007-06-18 13:50:13 -0500106
Alison Wang35d23df2012-03-26 21:49:05 +0000107 /* Count register */
108 out_be16(&wdp->sr, 0x5555);
109 out_be16(&wdp->sr, 0xaaaa);
TsiChung Liewf6afe722007-06-18 13:50:13 -0500110}
111
112int watchdog_disable(void)
113{
Alison Wang35d23df2012-03-26 21:49:05 +0000114 wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
TsiChung Liewf6afe722007-06-18 13:50:13 -0500115
116 /* UserManual, once the wdog is disabled, wdog cannot be re-enabled */
Alison Wang35d23df2012-03-26 21:49:05 +0000117 /* halted watchdog timer */
118 setbits_be16(&wdp->cr, WTM_WCR_HALTED);
TsiChung Liewf6afe722007-06-18 13:50:13 -0500119
120 puts("WATCHDOG:disabled\n");
121 return (0);
122}
123
124int watchdog_init(void)
125{
Alison Wang35d23df2012-03-26 21:49:05 +0000126 wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
TsiChung Liewf6afe722007-06-18 13:50:13 -0500127 u32 wdog_module = 0;
128
129 /* set timeout and enable watchdog */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200130 wdog_module = ((CONFIG_SYS_CLK / 1000) * CONFIG_WATCHDOG_TIMEOUT);
TsiChungLiew6f8a0a32008-01-14 17:23:08 -0600131#ifdef CONFIG_M5329
Alison Wang35d23df2012-03-26 21:49:05 +0000132 out_be16(&wdp->mr, wdog_module / 8192);
TsiChungLiew6f8a0a32008-01-14 17:23:08 -0600133#else
Alison Wang35d23df2012-03-26 21:49:05 +0000134 out_be16(&wdp->mr, wdog_module / 4096);
TsiChungLiew6f8a0a32008-01-14 17:23:08 -0600135#endif
TsiChung Liewf6afe722007-06-18 13:50:13 -0500136
Alison Wang35d23df2012-03-26 21:49:05 +0000137 out_be16(&wdp->cr, WTM_WCR_EN);
TsiChung Liewf6afe722007-06-18 13:50:13 -0500138 puts("WATCHDOG:enabled\n");
139
140 return (0);
141}
TsiChungLiewfb661742007-07-05 23:01:22 -0500142#endif /* CONFIG_WATCHDOG */
Ben Warren90c96db2008-08-26 22:16:25 -0700143
144#if defined(CONFIG_MCFFEC)
145/* Default initializations for MCFFEC controllers. To override,
146 * create a board-specific function called:
147 * int board_eth_init(bd_t *bis)
148 */
149
Ben Warren90c96db2008-08-26 22:16:25 -0700150int cpu_eth_init(bd_t *bis)
151{
152 return mcffec_initialize(bis);
153}
154#endif