blob: 16192ca0b15a0a6a242cb3ba91b987b2701e765d [file] [log] [blame]
Eugen Hristev0de35aa2020-03-10 11:56:38 +02001// SPDX-License-Identifier: GPL-2.0+ OR MIT
2/*
3 * sama7g5ek.dts - Device Tree file for SAMA7G5 EK
4 * SAMA7G5 Evaluation Kit
5 *
6 * Copyright (c) 2020, Microchip Technology Inc.
7 * 2020, Eugen Hristev <eugen.hristev@microchip.com>
8 * 2020, Claudiu Beznea <claudiu.beznea@microchip.com>
9 */
10/dts-v1/;
Eugen Hristeveecfff02021-08-27 13:44:12 +030011#include <dt-bindings/mfd/atmel-flexcom.h>
Eugen Hristev0de35aa2020-03-10 11:56:38 +020012#include "sama7g5.dtsi"
13#include "sama7g5-pinfunc.h"
Tudor Ambarusd9a21d02021-11-03 19:07:41 +020014#include <dt-bindings/pinctrl/at91.h>
Eugen Hristev0de35aa2020-03-10 11:56:38 +020015
16/ {
17 model = "Microchip SAMA7G5 Evaluation Kit";
18 compatible = "microchip,sama7g5ek", "microchip,sama7g54", "microchip,sama7g5", "microchip,sama7";
19
20 aliases {
21 serial0 = &uart0;
Eugen Hristevcb026542020-07-31 15:20:01 +030022 i2c0 = &i2c1;
Eugen Hristev0de35aa2020-03-10 11:56:38 +020023 };
24
25 chosen {
26 stdout-path = "serial0:115200n8";
27 };
28
Claudiu Bezneaedbf9302020-06-02 15:19:19 +030029 clocks {
30 slow_xtal: slow_xtal {
31 clock-frequency = <32768>;
32 };
33
34 main_xtal: main_xtal {
35 clock-frequency = <24000000>;
36 };
37 };
38
Eugen Hristev0de35aa2020-03-10 11:56:38 +020039 ahb {
40
41 apb {
Eugen Hristevfea6b4e2020-07-30 15:52:51 +030042 sdmmc0: sdio-host@e1204000 {
43 bus-width = <8>;
44 non-removable;
45 pinctrl-names = "default";
46 pinctrl-0 = <&pinctrl_sdmmc0_cmd_data_default
47 &pinctrl_sdmmc0_ck_rstn_ds_cd_default>;
48 status = "okay";
49 };
50
Eugen Hristev0de35aa2020-03-10 11:56:38 +020051 sdmmc1: sdio-host@e1208000 {
52 bus-width = <4>;
Eugen Hristev83953652020-06-04 10:38:49 +030053 pinctrl-names = "default";
54 pinctrl-0 = <&pinctrl_sdmmc1_cmd_data_default
55 &pinctrl_sdmmc1_ck_cd_rstn_vddsel_default>;
Eugen Hristev0de35aa2020-03-10 11:56:38 +020056 status = "okay";
57 };
58
59 uart0: serial@e1824200 {
Eugen Hristev83953652020-06-04 10:38:49 +030060 pinctrl-names = "default";
61 pinctrl-0 = <&pinctrl_flx3_default>;
Eugen Hristev0de35aa2020-03-10 11:56:38 +020062 status = "okay";
63 };
64 };
65 };
66};
Eugen Hristev83953652020-06-04 10:38:49 +030067
Tudor Ambarusd9a21d02021-11-03 19:07:41 +020068&qspi0 {
69 pinctrl-names = "default";
70 pinctrl-0 = <&pinctrl_qspi>;
71 status = "okay";
72
73 flash@0 {
74 #address-cells = <1>;
75 #size-cells = <1>;
76 compatible = "jedec,spi-nor";
77 reg = <0>;
78 spi-max-frequency = <133000000>;
79 spi-tx-bus-width = <8>;
80 spi-rx-bus-width = <8>;
81 m25p,fast-read;
82
83 };
84};
85
Eugen Hristevcb026542020-07-31 15:20:01 +030086&flx1 {
Eugen Hristeveecfff02021-08-27 13:44:12 +030087 atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
Eugen Hristevcb026542020-07-31 15:20:01 +030088 status = "okay";
89};
90
91&i2c1 {
92 pinctrl-names = "default";
93 pinctrl-0 = <&pinctrl_flx1_default>;
94 status = "okay";
95
96 eeprom@52 {
97 compatible = "microchip,24aa02e48";
98 reg = <0x52>;
99 pagesize = <16>;
100 };
101
102 eeprom@53 {
103 compatible = "microchip,24aa02e48";
104 reg = <0x53>;
105 pagesize = <16>;
106 };
107};
108
Claudiu Beznea45cca2b2020-06-09 13:53:00 +0300109&gmac0 {
110 #address-cells = <1>;
111 #size-cells = <0>;
112 pinctrl-names = "default";
Nicolas Ferre8c011dd2020-10-30 18:33:14 +0100113 pinctrl-0 = <&pinctrl_gmac0_default &pinctrl_gmac0_txc_default>;
Claudiu Beznea45cca2b2020-06-09 13:53:00 +0300114 phy-mode = "rgmii-id";
115 status = "okay";
116
117 ethernet-phy@7 {
118 reg = <0x7>;
119 };
120};
121
Claudiu Beznea44550122020-06-09 13:53:45 +0300122&gmac1 {
123 #address-cells = <1>;
124 #size-cells = <0>;
125 pinctrl-names = "default";
126 pinctrl-0 = <&pinctrl_gmac1_default>;
127 phy-mode = "rmii";
128 status = "okay";
129
130 ethernet-phy@0 {
131 reg = <0x0>;
132 };
133};
134
Eugen Hristev83953652020-06-04 10:38:49 +0300135&pinctrl {
Eugen Hristevcb026542020-07-31 15:20:01 +0300136 pinctrl_flx1_default: flx1_default {
137 pinmux = <PIN_PC9__FLEXCOM1_IO0>,
138 <PIN_PC10__FLEXCOM1_IO1>;
139 bias-disable;
140 };
141
Eugen Hristev83953652020-06-04 10:38:49 +0300142 pinctrl_flx3_default: flx3_default {
143 pinmux = <PIN_PD16__FLEXCOM3_IO0>,
144 <PIN_PD17__FLEXCOM3_IO1>;
Eugen Hristev996812f2021-01-28 10:14:11 +0200145 bias-pull-up;
Eugen Hristev83953652020-06-04 10:38:49 +0300146 };
147
Tudor Ambarusd9a21d02021-11-03 19:07:41 +0200148 pinctrl_qspi: qspi {
149 pinmux = <PIN_PB12__QSPI0_IO0>,
150 <PIN_PB11__QSPI0_IO1>,
151 <PIN_PB10__QSPI0_IO2>,
152 <PIN_PB9__QSPI0_IO3>,
153 <PIN_PB16__QSPI0_IO4>,
154 <PIN_PB17__QSPI0_IO5>,
155 <PIN_PB18__QSPI0_IO6>,
156 <PIN_PB19__QSPI0_IO7>,
157 <PIN_PB13__QSPI0_CS>,
158 <PIN_PB14__QSPI0_SCK>,
159 <PIN_PB15__QSPI0_SCKN>,
160 <PIN_PB20__QSPI0_DQS>,
161 <PIN_PB21__QSPI0_INT>;
162 bias-disable;
163 slew-rate = <0>;
164 atmel,drive-strength = <ATMEL_PIO_DRVSTR_HI>;
165 };
166
Eugen Hristevfea6b4e2020-07-30 15:52:51 +0300167 pinctrl_sdmmc0_cmd_data_default: sdmmc0_cmd_data_default {
168 pinmux = <PIN_PA1__SDMMC0_CMD>,
169 <PIN_PA3__SDMMC0_DAT0>,
170 <PIN_PA4__SDMMC0_DAT1>,
171 <PIN_PA5__SDMMC0_DAT2>,
172 <PIN_PA6__SDMMC0_DAT3>,
173 <PIN_PA7__SDMMC0_DAT4>,
174 <PIN_PA8__SDMMC0_DAT5>,
175 <PIN_PA9__SDMMC0_DAT6>,
176 <PIN_PA10__SDMMC0_DAT7>;
177 bias-pull-up;
178 };
179
180 pinctrl_sdmmc0_ck_rstn_ds_cd_default: sdmmc0_ck_rstn_ds_cd_default {
181 pinmux = <PIN_PA0__SDMMC0_CK>,
182 <PIN_PA2__SDMMC0_RSTN>,
183 <PIN_PA11__SDMMC0_DS>,
184 <PIN_PA14__SDMMC0_CD>;
185 bias-pull-up;
186 };
187
Eugen Hristev83953652020-06-04 10:38:49 +0300188 pinctrl_sdmmc1_cmd_data_default: sdmmc1_cmd_data_default {
189 pinmux = <PIN_PB29__SDMMC1_CMD>,
190 <PIN_PB31__SDMMC1_DAT0>,
191 <PIN_PC0__SDMMC1_DAT1>,
192 <PIN_PC1__SDMMC1_DAT2>,
193 <PIN_PC2__SDMMC1_DAT3>;
194 bias-pull-up;
195 };
196
197 pinctrl_sdmmc1_ck_cd_rstn_vddsel_default: sdmmc1_ck_cd_rstn_vddsel_default {
198 pinmux = <PIN_PB30__SDMMC1_CK>,
199 <PIN_PB28__SDMMC1_RSTN>,
200 <PIN_PC5__SDMMC1_1V8SEL>,
201 <PIN_PC4__SDMMC1_CD>;
202 bias-pull-up;
203 };
Claudiu Beznea45cca2b2020-06-09 13:53:00 +0300204
205 pinctrl_gmac0_default: gmac0_default {
206 pinmux = <PIN_PA16__G0_TX0>,
207 <PIN_PA17__G0_TX1>,
208 <PIN_PA26__G0_TX2>,
209 <PIN_PA27__G0_TX3>,
210 <PIN_PA19__G0_RX0>,
211 <PIN_PA20__G0_RX1>,
212 <PIN_PA28__G0_RX2>,
213 <PIN_PA29__G0_RX3>,
214 <PIN_PA15__G0_TXEN>,
Claudiu Beznea45cca2b2020-06-09 13:53:00 +0300215 <PIN_PA30__G0_RXCK>,
216 <PIN_PA18__G0_RXDV>,
217 <PIN_PA22__G0_MDC>,
218 <PIN_PA23__G0_MDIO>,
219 <PIN_PA25__G0_125CK>;
220 bias-disable;
221 };
Claudiu Beznea44550122020-06-09 13:53:45 +0300222
Nicolas Ferre8c011dd2020-10-30 18:33:14 +0100223 pinctrl_gmac0_txc_default: gmac0_txc_default {
224 pinmux = <PIN_PA24__G0_TXCK>;
225 bias-pull-up;
226 };
227
Claudiu Beznea44550122020-06-09 13:53:45 +0300228 pinctrl_gmac1_default: gmac1_default {
229 pinmux = <PIN_PD30__G1_TXCK>,
230 <PIN_PD22__G1_TX0>,
231 <PIN_PD23__G1_TX1>,
232 <PIN_PD21__G1_TXEN>,
233 <PIN_PD25__G1_RX0>,
234 <PIN_PD26__G1_RX1>,
235 <PIN_PD27__G1_RXER>,
236 <PIN_PD24__G1_RXDV>,
237 <PIN_PD28__G1_MDC>,
238 <PIN_PD29__G1_MDIO>;
239 bias-disable;
240 };
Eugen Hristev83953652020-06-04 10:38:49 +0300241};