Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 1 | CONFIG_ARM=y |
| 2 | CONFIG_ARCH_IMX8M=y |
Simon Glass | 72cc538 | 2022-10-20 18:22:39 -0600 | [diff] [blame] | 3 | CONFIG_TEXT_BASE=0x40200000 |
Tom Rini | e25a03a | 2021-11-01 12:19:22 +0000 | [diff] [blame] | 4 | CONFIG_SYS_MALLOC_LEN=0x2000000 |
Simon Glass | 035939e | 2021-07-10 21:14:30 -0600 | [diff] [blame] | 5 | CONFIG_SPL_GPIO=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 6 | CONFIG_SPL_LIBCOMMON_SUPPORT=y |
| 7 | CONFIG_SPL_LIBGENERIC_SUPPORT=y |
Tom Rini | a77d6f8 | 2023-05-01 11:50:26 -0400 | [diff] [blame] | 8 | CONFIG_SF_DEFAULT_SPEED=80000000 |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 9 | CONFIG_ENV_SIZE=0x10000 |
| 10 | CONFIG_ENV_OFFSET=0x3C0000 |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 11 | CONFIG_DM_GPIO=y |
Cem Tenruh | dbc5705 | 2023-07-14 10:23:26 +0200 | [diff] [blame] | 12 | CONFIG_DEFAULT_DEVICE_TREE="imx8mm-phyboard-polis-rdk" |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 13 | CONFIG_SPL_TEXT_BASE=0x7E1000 |
| 14 | CONFIG_TARGET_PHYCORE_IMX8MM=y |
Tom Rini | 3d2b97c | 2023-05-29 10:43:26 -0400 | [diff] [blame] | 15 | CONFIG_SYS_MONITOR_LEN=524288 |
Simon Glass | b58bfe0 | 2021-08-08 12:20:09 -0600 | [diff] [blame] | 16 | CONFIG_SPL_MMC=y |
Simon Glass | f4d6039 | 2021-08-08 12:20:12 -0600 | [diff] [blame] | 17 | CONFIG_SPL_SERIAL=y |
Simon Glass | 284cb9c | 2021-07-10 21:14:31 -0600 | [diff] [blame] | 18 | CONFIG_SPL_DRIVERS_MISC=y |
Tom Rini | 9924ca1 | 2023-02-17 09:58:06 -0500 | [diff] [blame] | 19 | CONFIG_SPL_STACK=0x920000 |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 20 | CONFIG_SPL=y |
| 21 | CONFIG_ENV_OFFSET_REDUND=0x3E0000 |
Tom Rini | 0997ee0 | 2021-08-23 10:25:31 -0400 | [diff] [blame] | 22 | CONFIG_SYS_LOAD_ADDR=0x40480000 |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 23 | CONFIG_FIT=y |
| 24 | CONFIG_FIT_EXTERNAL_OFFSET=0x3000 |
| 25 | CONFIG_SPL_LOAD_FIT=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 26 | CONFIG_OF_SYSTEM_SETUP=y |
Tom Rini | 5ddf172 | 2021-11-10 09:11:40 -0500 | [diff] [blame] | 27 | CONFIG_USE_BOOTCOMMAND=y |
| 28 | CONFIG_BOOTCOMMAND="mmc dev ${mmcdev}; if mmc rescan; then if run loadimage; then run mmcboot; else run netboot; fi; fi;" |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 29 | CONFIG_DEFAULT_FDT_FILE="oftree" |
Tom Rini | 914a8c0 | 2024-01-03 09:26:16 -0500 | [diff] [blame] | 30 | CONFIG_SYS_CBSIZE=2048 |
| 31 | CONFIG_SYS_PBSIZE=2074 |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 32 | CONFIG_BOARD_LATE_INIT=y |
Tom Rini | 65aa124 | 2022-05-27 10:19:45 -0400 | [diff] [blame] | 33 | CONFIG_SPL_HAS_BSS_LINKER_SECTION=y |
| 34 | CONFIG_SPL_BSS_START_ADDR=0x910000 |
Tom Rini | 0cb89e7 | 2022-05-19 15:09:22 -0400 | [diff] [blame] | 35 | CONFIG_SPL_BSS_MAX_SIZE=0x2000 |
Tom Rini | 8a14ac4 | 2022-05-26 13:13:21 -0400 | [diff] [blame] | 36 | # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set |
Simon Glass | 67e3fca | 2023-09-26 08:14:16 -0600 | [diff] [blame] | 37 | CONFIG_SPL_SYS_MALLOC=y |
| 38 | CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y |
| 39 | CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x42200000 |
| 40 | CONFIG_SPL_SYS_MALLOC_SIZE=0x80000 |
Tom Rini | d391d8b | 2021-12-11 14:55:51 -0500 | [diff] [blame] | 41 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y |
| 42 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x300 |
Simon Glass | bccfc2e | 2021-07-10 21:14:36 -0600 | [diff] [blame] | 43 | CONFIG_SPL_I2C=y |
Simon Glass | e91ac4c | 2021-07-10 21:14:24 -0600 | [diff] [blame] | 44 | CONFIG_SPL_POWER=y |
Teresa Remmet | a4f0188 | 2021-10-06 11:56:52 +0200 | [diff] [blame] | 45 | CONFIG_SPL_SPI_FLASH_MTD=y |
Simon Glass | 1ba1d4e | 2021-07-10 21:14:28 -0600 | [diff] [blame] | 46 | CONFIG_SPL_WATCHDOG=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 47 | CONFIG_HUSH_PARSER=y |
Tom Rini | c435985 | 2023-10-02 10:35:27 -0400 | [diff] [blame] | 48 | CONFIG_SYS_PROMPT="u-boot=> " |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 49 | # CONFIG_CMD_EXPORTENV is not set |
| 50 | # CONFIG_CMD_IMPORTENV is not set |
| 51 | # CONFIG_CMD_CRC32 is not set |
| 52 | CONFIG_CMD_EEPROM=y |
Tom Rini | faed567 | 2021-08-17 17:59:45 -0400 | [diff] [blame] | 53 | CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2 |
| 54 | CONFIG_SYS_EEPROM_SIZE=4096 |
| 55 | CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=5 |
| 56 | CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5 |
Teresa Remmet | df2c5a0 | 2021-10-06 11:56:53 +0200 | [diff] [blame] | 57 | CONFIG_CMD_CLK=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 58 | CONFIG_CMD_FUSE=y |
| 59 | CONFIG_CMD_GPIO=y |
| 60 | CONFIG_CMD_I2C=y |
| 61 | CONFIG_CMD_MMC=y |
Teresa Remmet | a4f0188 | 2021-10-06 11:56:52 +0200 | [diff] [blame] | 62 | CONFIG_CMD_SF_TEST=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 63 | CONFIG_CMD_DHCP=y |
| 64 | CONFIG_CMD_MII=y |
| 65 | CONFIG_CMD_PING=y |
| 66 | CONFIG_CMD_CACHE=y |
| 67 | CONFIG_CMD_REGULATOR=y |
| 68 | CONFIG_CMD_EXT2=y |
| 69 | CONFIG_CMD_EXT4=y |
| 70 | CONFIG_CMD_EXT4_WRITE=y |
| 71 | CONFIG_CMD_FAT=y |
| 72 | CONFIG_OF_CONTROL=y |
| 73 | CONFIG_SPL_OF_CONTROL=y |
| 74 | CONFIG_ENV_OVERWRITE=y |
| 75 | CONFIG_ENV_IS_IN_MMC=y |
| 76 | CONFIG_SYS_REDUNDAND_ENVIRONMENT=y |
| 77 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y |
| 78 | CONFIG_SYS_MMC_ENV_DEV=2 |
| 79 | CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y |
| 80 | CONFIG_SPL_DM=y |
| 81 | CONFIG_SPL_CLK_COMPOSITE_CCF=y |
| 82 | CONFIG_CLK_COMPOSITE_CCF=y |
| 83 | CONFIG_SPL_CLK_IMX8MM=y |
| 84 | CONFIG_CLK_IMX8MM=y |
| 85 | CONFIG_MXC_GPIO=y |
| 86 | CONFIG_DM_I2C=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 87 | CONFIG_MISC=y |
| 88 | CONFIG_I2C_EEPROM=y |
| 89 | CONFIG_SYS_I2C_EEPROM_ADDR=0x51 |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 90 | CONFIG_SUPPORT_EMMC_BOOT=y |
| 91 | CONFIG_MMC_IO_VOLTAGE=y |
| 92 | CONFIG_MMC_UHS_SUPPORT=y |
| 93 | CONFIG_MMC_HS400_ES_SUPPORT=y |
| 94 | CONFIG_MMC_HS400_SUPPORT=y |
Tom Rini | d479a9f | 2021-11-07 22:59:37 -0500 | [diff] [blame] | 95 | CONFIG_FSL_USDHC=y |
Teresa Remmet | a4f0188 | 2021-10-06 11:56:52 +0200 | [diff] [blame] | 96 | CONFIG_MTD=y |
| 97 | CONFIG_DM_MTD=y |
| 98 | CONFIG_DM_SPI_FLASH=y |
| 99 | CONFIG_SF_DEFAULT_BUS=3 |
Teresa Remmet | a4f0188 | 2021-10-06 11:56:52 +0200 | [diff] [blame] | 100 | CONFIG_SPI_FLASH_BAR=y |
| 101 | CONFIG_SPI_FLASH_MACRONIX=y |
| 102 | CONFIG_SPI_FLASH_SPANSION=y |
| 103 | CONFIG_SPI_FLASH_STMICRO=y |
| 104 | CONFIG_SPI_FLASH_SST=y |
| 105 | CONFIG_SPI_FLASH_WINBOND=y |
| 106 | # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set |
| 107 | CONFIG_SPI_FLASH_MTD=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 108 | CONFIG_PHYLIB=y |
| 109 | CONFIG_PHY_TI_DP83867=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 110 | CONFIG_PHY_GIGE=y |
| 111 | CONFIG_FEC_MXC=y |
| 112 | CONFIG_MII=y |
| 113 | CONFIG_PINCTRL=y |
| 114 | CONFIG_SPL_PINCTRL=y |
| 115 | CONFIG_PINCTRL_IMX8M=y |
| 116 | CONFIG_DM_REGULATOR=y |
| 117 | CONFIG_DM_REGULATOR_FIXED=y |
| 118 | CONFIG_DM_REGULATOR_GPIO=y |
Peng Fan | 38aeb5f | 2022-06-11 20:20:58 +0800 | [diff] [blame] | 119 | CONFIG_DM_SERIAL=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 120 | CONFIG_MXC_UART=y |
Teresa Remmet | a4f0188 | 2021-10-06 11:56:52 +0200 | [diff] [blame] | 121 | CONFIG_SPI=y |
| 122 | CONFIG_DM_SPI=y |
| 123 | CONFIG_NXP_FSPI=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 124 | CONFIG_SYSRESET=y |
| 125 | CONFIG_SPL_SYSRESET=y |
| 126 | CONFIG_SYSRESET_PSCI=y |
| 127 | CONFIG_SYSRESET_WATCHDOG=y |
| 128 | CONFIG_DM_THERMAL=y |
Benjamin Hahn | 1da3523 | 2024-02-20 11:41:44 +0100 | [diff] [blame] | 129 | CONFIG_IMX_TMU=y |
Teresa Remmet | 82750c2 | 2020-08-21 09:55:53 +0200 | [diff] [blame] | 130 | CONFIG_IMX_WATCHDOG=y |