blob: 66cacdf3479b763f2b1c46956398f8b85e1ea881 [file] [log] [blame]
Tom Rinia2f4c912013-08-09 11:22:17 -04001/*
2 * ti_am335x_common.h
3 *
4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 *
8 * For more details, please see the technical documents listed at
9 * http://www.ti.com/product/am3359#technicaldocuments
10 */
11
12#ifndef __CONFIG_TI_AM335X_COMMON_H__
13#define __CONFIG_TI_AM335X_COMMON_H__
14
Tom Rinia2f4c912013-08-09 11:22:17 -040015#define CONFIG_ARCH_CPU_INIT
Tom Rinia2f4c912013-08-09 11:22:17 -040016#define CONFIG_MAX_RAM_BANK_SIZE (1024 << 20) /* 1GB */
17#define CONFIG_SYS_TIMERBASE 0x48040000 /* Use Timer2 */
Heiko Schocher2233e462013-11-04 14:05:00 +010018#define CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC
Tom Rinia2f4c912013-08-09 11:22:17 -040019
20#include <asm/arch/omap.h>
21
22/* NS16550 Configuration */
Simon Glassb7fe5812014-10-22 21:37:14 -060023#ifdef CONFIG_SPL_BUILD
Tom Rinia2f4c912013-08-09 11:22:17 -040024#define CONFIG_SYS_NS16550_SERIAL
Lokesh Vutla4c73b232017-04-26 13:37:09 +053025#ifndef CONFIG_DM_SERIAL
Tom Rinia2f4c912013-08-09 11:22:17 -040026#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Simon Glassb7fe5812014-10-22 21:37:14 -060027#endif
Lokesh Vutla4c73b232017-04-26 13:37:09 +053028#endif
Tom Rinia2f4c912013-08-09 11:22:17 -040029#define CONFIG_SYS_NS16550_CLK 48000000
30
Lokesh Vutla38e8af42016-03-09 15:39:33 +053031#ifndef CONFIG_SPL_BUILD
Tom Rinia2f4c912013-08-09 11:22:17 -040032/* Network defines. */
Tom Rinib3d2e2c2013-08-20 08:53:46 -040033#define CONFIG_BOOTP_DNS /* Configurable parts of CMD_DHCP */
Tom Rinia2f4c912013-08-09 11:22:17 -040034#define CONFIG_BOOTP_DNS2
35#define CONFIG_BOOTP_SEND_HOSTNAME
36#define CONFIG_BOOTP_GATEWAY
37#define CONFIG_BOOTP_SUBNETMASK
38#define CONFIG_NET_RETRY_COUNT 10
Tom Rinib3d2e2c2013-08-20 08:53:46 -040039#define CONFIG_MII /* Required in net/eth.c */
Lokesh Vutla38e8af42016-03-09 15:39:33 +053040#endif
Tom Rinia2f4c912013-08-09 11:22:17 -040041
Lokesh Vutla38e8af42016-03-09 15:39:33 +053042#define CONFIG_DRIVER_TI_CPSW /* Driver for IP block */
Tom Rini45841f62013-08-20 08:53:43 -040043/*
Tom Rini2a766c42013-08-28 09:00:30 -040044 * RTC related defines. To use bootcount you must set bootlimit in the
Tom Rini084240b2013-11-08 13:53:14 -050045 * environment to a non-zero value and enable CONFIG_BOOTCOUNT_LIMIT
46 * in the board config.
Tom Rini2a766c42013-08-28 09:00:30 -040047 */
Tom Rini2a766c42013-08-28 09:00:30 -040048#define CONFIG_SYS_BOOTCOUNT_ADDR 0x44E3E000
49
50/*
Tom Rini45841f62013-08-20 08:53:43 -040051 * SPL related defines. The Public RAM memory map the ROM defines the
52 * area between 0x402F0400 and 0x4030B800 as a download area and
53 * 0x4030B800 to 0x4030CE00 as a public stack area. The ROM also
54 * supports X-MODEM loading via UART, and we leverage this and then use
55 * Y-MODEM to load u-boot.img, when booted over UART.
56 */
Andrew F. Davis74c48a02017-01-06 16:32:12 -060057#define CONFIG_SPL_TEXT_BASE CONFIG_ISW_ENTRY_ADDR
Tom Rinid9f808d2014-04-03 07:52:53 -040058#define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_SDRAM_BASE + \
59 (128 << 20))
Tom Rinia2f4c912013-08-09 11:22:17 -040060
Tom Rini303bfe82013-10-01 12:32:04 -040061/* Enable the watchdog inside of SPL */
Tom Rini303bfe82013-10-01 12:32:04 -040062
Tom Rinia2f4c912013-08-09 11:22:17 -040063/*
64 * Since SPL did pll and ddr initialization for us,
65 * we don't need to do it twice.
66 */
67#if !defined(CONFIG_SPL_BUILD) && !defined(CONFIG_NOR_BOOT)
68#define CONFIG_SKIP_LOWLEVEL_INIT
69#endif
70
Tom Rini9fec9ae2014-05-21 12:57:22 -040071/*
72 * When building U-Boot such that there is no previous loader
73 * we need to call board_early_init_f. This is taken care of in
74 * s_init when we have SPL used.
75 */
Tom Rini9fec9ae2014-05-21 12:57:22 -040076
Tom Rinia2f4c912013-08-09 11:22:17 -040077/* Now bring in the rest of the common code. */
Nishanth Menonad63dd72015-07-22 18:05:41 -050078#include <configs/ti_armv7_omap.h>
Tom Rinia2f4c912013-08-09 11:22:17 -040079
80#endif /* __CONFIG_TI_AM335X_COMMON_H__ */