Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f4897e5716fd59a385ecb0229b153de67fd6eaa9 / . / configs / controlcenterdc_defconfig
blob: f22a3ab819c70ac742469db1961a2fdc11e8b8be [file] [log] [blame]
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_MVEBU=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00800000
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]4CONFIG_SPL_GPIO_SUPPORT=y
5CONFIG_SYS_MALLOC_F_LEN=0x2000
6CONFIG_TARGET_CONTROLCENTERDC=y
Alex Kiernanea7ecea2018-04-19 04:32:50 +0000[diff] [blame]7CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]8CONFIG_SPL=y
9CONFIG_DEBUG_UART_BASE=0xd0012000
10CONFIG_DEBUG_UART_CLOCK=250000000
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]11CONFIG_SPL_SPI_FLASH_SUPPORT=y
12CONFIG_SPL_SPI_SUPPORT=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]13CONFIG_DEBUG_UART=y
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]14CONFIG_NR_DRAM_BANKS=2
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]15CONFIG_FIT=y
16CONFIG_FIT_SIGNATURE=y
17CONFIG_FIT_VERBOSE=y
18CONFIG_SYS_CONSOLE_INFO_QUIET=y
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]19CONFIG_DISPLAY_BOARDINFO_LATE=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]20CONFIG_LAST_STAGE_INIT=y
Ley Foon Tan48fcc4a2017-05-03 17:13:32 +0800[diff] [blame]21CONFIG_SPL_BOARD_INIT=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]22CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]23CONFIG_SPL_SPI_LOAD=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]24CONFIG_HUSH_PARSER=y
25# CONFIG_CMD_ELF is not set
26# CONFIG_CMD_GO is not set
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]27# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]28CONFIG_CMD_GPIO=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]29CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]30CONFIG_CMD_PCI=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]31CONFIG_CMD_SF=y
32CONFIG_CMD_USB=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]33# CONFIG_CMD_SETEXPR is not set
34CONFIG_CMD_DHCP=y
35CONFIG_CMD_PING=y
36CONFIG_CMD_CACHE=y
37CONFIG_CMD_TIME=y
38CONFIG_CMD_TPM=y
39CONFIG_CMD_EXT2=y
40CONFIG_CMD_EXT4=y
41CONFIG_EFI_PARTITION=y
42CONFIG_OF_BOARD_FIXUP=y
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]43CONFIG_DEFAULT_DEVICE_TREE="armada-38x-controlcenterdc"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]44CONFIG_ENV_IS_IN_SPI_FLASH=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]45CONFIG_SPL_OF_TRANSLATE=y
Tuomas Tynkkynenedf9f622017-12-08 15:36:19 +0200[diff] [blame]46CONFIG_SCSI_AHCI=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]47CONFIG_DM_GPIO=y
48CONFIG_DM_PCA953X=y
49CONFIG_DM_I2C=y
50CONFIG_SYS_I2C_MVTWSI=y
51CONFIG_LED=y
52CONFIG_LED_GPIO=y
53CONFIG_MMC_SDHCI=y
54CONFIG_MMC_SDHCI_MV=y
55CONFIG_SPI_FLASH=y
56CONFIG_SPI_FLASH_STMICRO=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]57CONFIG_PHY_MARVELL=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]58CONFIG_PHY_GIGE=y
Chris Packham919041c2017-08-21 20:17:03 +1200[diff] [blame]59CONFIG_MVNETA=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]60CONFIG_MII=y
Stefan Roese3179ec62019-01-25 11:52:43 +0100[diff] [blame]61CONFIG_PCI=y
62CONFIG_DM_PCI_COMPAT=y
63CONFIG_PCI_MVEBU=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]64CONFIG_SCSI=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]65CONFIG_DEBUG_UART_SHIFT=2
66CONFIG_SYS_NS16550=y
Tuomas Tynkkynen13b5cb82018-02-07 02:42:22 +0200[diff] [blame]67CONFIG_KIRKWOOD_SPI=y
Dirk Eibachfb605942017-02-22 16:07:23 +0100[diff] [blame]68CONFIG_TPM_ATMEL_TWI=y
69CONFIG_TPM_AUTH_SESSIONS=y
70CONFIG_TPM_FLUSH_RESOURCES=y
71CONFIG_USB=y
72CONFIG_DM_USB=y
73CONFIG_USB_EHCI_HCD=y
74CONFIG_USB_STORAGE=y
75CONFIG_TPM=y
76# CONFIG_EFI_LOADER is not set