blob: 5b115ea617bf584188b426c559658a9d185d25d6 [file] [log] [blame]
wdenke69b4b82002-09-17 21:26:59 +00001/*
2 * (C) Copyright 2002 ELTEC Elektronik AG
3 * Frank Gottschling <fgottschling@eltec.de>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * PCI initialisation for the MPC10x.
26 */
27
28#include <common.h>
29#include <pci.h>
30#include <mpc106.h>
31
32#ifdef CONFIG_PCI
33
34struct pci_controller local_hose;
35
stroesef5dd4102003-02-14 11:21:23 +000036void pci_init_board(void)
wdenke69b4b82002-09-17 21:26:59 +000037{
38 struct pci_controller* hose = (struct pci_controller *)&local_hose;
39 u16 reg16;
40
41 hose->first_busno = 0;
42 hose->last_busno = 0xff;
43
44 pci_set_region(hose->regions + 0,
wdenk57b2d802003-06-27 21:31:46 +000045 CFG_PCI_MEMORY_BUS,
46 CFG_PCI_MEMORY_PHYS,
47 CFG_PCI_MEMORY_SIZE,
48 PCI_REGION_MEM | PCI_REGION_MEMORY);
wdenke69b4b82002-09-17 21:26:59 +000049
50 /* PCI memory space */
51 pci_set_region(hose->regions + 1,
wdenk57b2d802003-06-27 21:31:46 +000052 CFG_PCI_MEM_BUS,
53 CFG_PCI_MEM_PHYS,
54 CFG_PCI_MEM_SIZE,
55 PCI_REGION_MEM);
wdenke69b4b82002-09-17 21:26:59 +000056
57 /* ISA/PCI memory space */
58 pci_set_region(hose->regions + 2,
wdenk57b2d802003-06-27 21:31:46 +000059 CFG_ISA_MEM_BUS,
60 CFG_ISA_MEM_PHYS,
61 CFG_ISA_MEM_SIZE,
62 PCI_REGION_MEM);
wdenke69b4b82002-09-17 21:26:59 +000063
64 /* PCI I/O space */
65 pci_set_region(hose->regions + 3,
wdenk57b2d802003-06-27 21:31:46 +000066 CFG_PCI_IO_BUS,
67 CFG_PCI_IO_PHYS,
68 CFG_PCI_IO_SIZE,
69 PCI_REGION_IO);
wdenke69b4b82002-09-17 21:26:59 +000070
71 /* ISA/PCI I/O space */
72 pci_set_region(hose->regions + 4,
wdenk57b2d802003-06-27 21:31:46 +000073 CFG_ISA_IO_BUS,
74 CFG_ISA_IO_PHYS,
75 CFG_ISA_IO_SIZE,
76 PCI_REGION_IO);
wdenke69b4b82002-09-17 21:26:59 +000077
78 hose->region_count = 5;
79
80 pci_setup_indirect(hose,
wdenk57b2d802003-06-27 21:31:46 +000081 MPC106_REG_ADDR,
82 MPC106_REG_DATA);
wdenke69b4b82002-09-17 21:26:59 +000083
84 pci_register_hose(hose);
85
86 hose->last_busno = pci_hose_scan(hose);
87
88 /* Initialises the MPC10x PCI Configuration regs. */
89 pci_read_config_word (PCI_BDF(0,0,0), PCI_COMMAND, &reg16);
90 reg16 |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
91 pci_write_config_word(PCI_BDF(0,0,0), PCI_COMMAND, reg16);
92
93 /* Clear non-reserved bits in status register */
94 pci_write_config_word(PCI_BDF(0,0,0), PCI_STATUS, 0xffff);
95}
96
97#endif /* CONFIG_PCI */