blob: 811bbb528a82d1abc9ebc0439ea0796f4375035f [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +03002/*
3 * Board functions for Compulab CM-T54 board
4 *
5 * Copyright (C) 2014, Compulab Ltd - http://compulab.co.il/
6 *
7 * Author: Dmitry Lifshitz <lifshitz@compulab.co.il>
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +03008 */
9
10#include <common.h>
Simon Glass5e6201b2019-08-01 09:46:51 -060011#include <env.h>
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +030012#include <fdt_support.h>
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +030013#include <usb.h>
14#include <mmc.h>
15#include <palmas.h>
Dmitry Lifshitzf0ead5d2014-04-27 13:18:48 +030016#include <spl.h>
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +030017
18#include <asm/gpio.h>
19#include <asm/arch/sys_proto.h>
20#include <asm/arch/mmc_host_def.h>
21#include <asm/arch/clock.h>
22#include <asm/arch/ehci.h>
23#include <asm/ehci-omap.h>
24
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +030025#include "../common/eeprom.h"
26
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +030027#define DIE_ID_REG_BASE (OMAP54XX_L4_CORE_BASE + 0x2000)
28#define DIE_ID_REG_OFFSET 0x200
29
30DECLARE_GLOBAL_DATA_PTR;
31
32#if !defined(CONFIG_SPL_BUILD)
Paul Kocialkowskia00b1e52016-02-27 19:18:56 +010033inline void set_muxconf_regs(void){};
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +030034#endif
35
36const struct omap_sysinfo sysinfo = {
37 "Board: CM-T54\n"
38};
39
40/*
41 * Routine: board_init
42 * Description: hardware init.
43 */
44int board_init(void)
45{
Dmitry Lifshitz29525de2014-07-31 14:30:39 +030046 gd->bd->bi_boot_params = (CONFIG_SYS_SDRAM_BASE + 0x100);
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +030047
48 return 0;
49}
50
51/*
52 * Routine: cm_t54_palmas_regulator_set
53 * Description: select voltage and turn on/off Palmas PMIC regulator.
54 */
55static int cm_t54_palmas_regulator_set(u8 vreg, u8 vval, u8 creg, u8 cval)
56{
57 int err;
58
59 /* Setup voltage */
60 err = palmas_i2c_write_u8(TWL603X_CHIP_P1, vreg, vval);
61 if (err) {
62 printf("cm_t54: could not set regulator 0x%02x voltage : %d\n",
63 vreg, err);
64 return err;
65 }
66
67 /* Turn on/off regulator */
68 err = palmas_i2c_write_u8(TWL603X_CHIP_P1, creg, cval);
69 if (err) {
70 printf("cm_t54: could not turn on/off regulator 0x%02x : %d\n",
71 creg, err);
72 return err;
73 }
74
75 return 0;
76}
77
Dmitry Lifshitzf0ead5d2014-04-27 13:18:48 +030078/*
79 * Routine: mmc_get_env_part
80 * Description: setup environment storage device partition.
81 */
82#ifdef CONFIG_SYS_MMC_ENV_PART
83uint mmc_get_env_part(struct mmc *mmc)
84{
Paul Kocialkowskid5b76242015-07-15 16:02:19 +020085 u32 bootmode = gd->arch.omap_boot_mode;
Dmitry Lifshitzf0ead5d2014-04-27 13:18:48 +030086 uint bootpart = CONFIG_SYS_MMC_ENV_PART;
87
88 /*
89 * If booted from eMMC boot partition then force eMMC
90 * FIRST boot partition to be env storage
91 */
Dmitry Lifshitz3f1546d2014-07-31 14:30:40 +030092 if (bootmode == BOOT_DEVICE_MMC2)
Dmitry Lifshitzf0ead5d2014-04-27 13:18:48 +030093 bootpart = 1;
94
95 return bootpart;
96}
97#endif
98
Masahiro Yamada0a780172017-05-09 20:31:39 +090099#if defined(CONFIG_MMC)
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +0300100#define SB_T54_CD_GPIO 228
101#define SB_T54_WP_GPIO 229
102
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +0300103int board_mmc_init(bd_t *bis)
104{
105 int ret0, ret1;
106
Igor Grinberg2f4e0952014-11-03 11:32:23 +0200107 ret0 = omap_mmc_init(0, 0, 0, SB_T54_CD_GPIO, SB_T54_WP_GPIO);
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +0300108 if (ret0)
109 printf("cm_t54: failed to initialize mmc0\n");
110
111 ret1 = omap_mmc_init(1, 0, 0, -1, -1);
112 if (ret1)
113 printf("cm_t54: failed to initialize mmc1\n");
114
115 if (ret0 && ret1)
116 return -1;
117
118 return 0;
119}
120#endif
121
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300122#ifdef CONFIG_USB_HOST_ETHER
123
Simon Glass2aec3cc2014-10-23 18:58:47 -0600124int ft_board_setup(void *blob, bd_t *bd)
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300125{
126 uint8_t enetaddr[6];
127
128 /* MAC addr */
Simon Glass399a9ce2017-08-03 12:22:14 -0600129 if (eth_env_get_enetaddr("usbethaddr", enetaddr)) {
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300130 fdt_find_and_setprop(blob, "/smsc95xx@0", "mac-address",
131 enetaddr, 6, 1);
132 }
Simon Glass2aec3cc2014-10-23 18:58:47 -0600133
134 return 0;
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300135}
136
137static void generate_mac_addr(uint8_t *enetaddr)
138{
139 int reg;
140
141 reg = DIE_ID_REG_BASE + DIE_ID_REG_OFFSET;
142
143 /*
144 * create a fake MAC address from the processor ID code.
145 * first byte is 0x02 to signify locally administered.
146 */
147 enetaddr[0] = 0x02;
148 enetaddr[1] = readl(reg + 0x10) & 0xff;
149 enetaddr[2] = readl(reg + 0xC) & 0xff;
150 enetaddr[3] = readl(reg + 0x8) & 0xff;
151 enetaddr[4] = readl(reg) & 0xff;
152 enetaddr[5] = (readl(reg) >> 8) & 0xff;
153}
154
155/*
156 * Routine: handle_mac_address
157 * Description: prepare MAC address for on-board Ethernet.
158 */
159static int handle_mac_address(void)
160{
161 uint8_t enetaddr[6];
162 int ret;
163
Simon Glass399a9ce2017-08-03 12:22:14 -0600164 ret = eth_env_get_enetaddr("usbethaddr", enetaddr);
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300165 if (ret)
166 return 0;
167
Nikita Kiryanovb2c55472015-01-14 10:42:43 +0200168 ret = cl_eeprom_read_mac_addr(enetaddr, CONFIG_SYS_I2C_EEPROM_BUS);
Joe Hershberger8ecdbed2015-04-08 01:41:04 -0500169 if (ret || !is_valid_ethaddr(enetaddr))
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300170 generate_mac_addr(enetaddr);
171
Joe Hershberger8ecdbed2015-04-08 01:41:04 -0500172 if (!is_valid_ethaddr(enetaddr))
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300173 return -1;
174
Simon Glass8551d552017-08-03 12:22:11 -0600175 return eth_env_set_enetaddr("usbethaddr", enetaddr);
Dmitry Lifshitz0cc0b242014-04-27 13:18:46 +0300176}
177
178int board_eth_init(bd_t *bis)
179{
180 return handle_mac_address();
181}
182#endif
183
Tom Riniceed5d22017-05-12 22:33:27 -0400184#ifdef CONFIG_USB_EHCI_HCD
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +0300185static struct omap_usbhs_board_data usbhs_bdata = {
186 .port_mode[0] = OMAP_USBHS_PORT_MODE_UNUSED,
187 .port_mode[1] = OMAP_EHCI_PORT_MODE_HSIC,
188 .port_mode[2] = OMAP_EHCI_PORT_MODE_HSIC,
189};
190
191static void setup_host_clocks(bool enable)
192{
193 int usbhost_clk = OPTFCLKEN_HSIC60M_P3_CLK |
194 OPTFCLKEN_HSIC480M_P3_CLK |
195 OPTFCLKEN_HSIC60M_P2_CLK |
196 OPTFCLKEN_HSIC480M_P2_CLK |
197 OPTFCLKEN_UTMI_P3_CLK |
198 OPTFCLKEN_UTMI_P2_CLK;
199
200 int usbtll_clk = OPTFCLKEN_USB_CH1_CLK_ENABLE |
201 OPTFCLKEN_USB_CH2_CLK_ENABLE;
202
203 int usbhub_clk = CKOBUFFER_CLK_ENABLE_MASK;
204
205 if (enable) {
206 /* Enable port 2 and 3 clocks*/
207 setbits_le32((*prcm)->cm_l3init_hsusbhost_clkctrl, usbhost_clk);
208 /* Enable port 2 and 3 usb host ports tll clocks*/
209 setbits_le32((*prcm)->cm_l3init_hsusbtll_clkctrl, usbtll_clk);
210 /* Request FREF_XTAL_CLK clock for HSIC USB Hub */
211 setbits_le32((*ctrl)->control_ckobuffer, usbhub_clk);
212 } else {
213 clrbits_le32((*ctrl)->control_ckobuffer, usbhub_clk);
214 clrbits_le32((*prcm)->cm_l3init_hsusbtll_clkctrl, usbtll_clk);
215 clrbits_le32((*prcm)->cm_l3init_hsusbhost_clkctrl, usbhost_clk);
216 }
217}
218
219int ehci_hcd_init(int index, enum usb_init_type init,
220 struct ehci_hccr **hccr, struct ehci_hcor **hcor)
221{
222 int ret;
223
224 /* VCC_3V3_ETH */
225 cm_t54_palmas_regulator_set(SMPS9_VOLTAGE, SMPS_VOLT_3V3, SMPS9_CTRL,
226 SMPS_MODE_SLP_AUTO | SMPS_MODE_ACT_AUTO);
227
228 setup_host_clocks(true);
229
230 ret = omap_ehci_hcd_init(index, &usbhs_bdata, hccr, hcor);
231 if (ret < 0)
232 printf("cm_t54: Failed to initialize ehci : %d\n", ret);
233
234 return ret;
235}
236
237int ehci_hcd_stop(void)
238{
239 int ret = omap_ehci_hcd_stop();
240
241 setup_host_clocks(false);
242
243 cm_t54_palmas_regulator_set(SMPS9_VOLTAGE, SMPS_VOLT_OFF,
244 SMPS9_CTRL, SMPS_MODE_SLP_AUTO);
245
246 return ret;
247}
248
Philipp Tomsich693f4922017-11-22 17:15:17 +0100249void usb_hub_reset_devices(struct usb_hub_device *hub, int port)
Dmitry Lifshitzc3ad3a02014-05-19 12:50:54 +0300250{
251 /* The LAN9730 needs to be reset after the port power has been set. */
252 if (port == 3) {
253 gpio_direction_output(CONFIG_OMAP_EHCI_PHY3_RESET_GPIO, 0);
254 udelay(10);
255 gpio_direction_output(CONFIG_OMAP_EHCI_PHY3_RESET_GPIO, 1);
256 }
257}
258#endif
259