Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f31ba7fd0417ed12dd6c4104e0c882f0a136618b / . / configs / kmcoge5ne_defconfig
blob: 7e65f3c26a9e51c110b8a8e71d9b75eb3d739408 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xF0000000
Holger Brunckac4eb2c2019-11-26 19:09:01 +0100[diff] [blame]3CONFIG_KM_DEF_NETDEV="eth1"
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x4000
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]5CONFIG_SYS_BOOTCOUNT_ADDR=0xE011BFF8
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x20000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]7CONFIG_SYS_CLK_FREQ=66000000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]9CONFIG_HIGH_BATS=y
Mario Six92e20d92019-01-21 09:17:35 +0100[diff] [blame]10CONFIG_TARGET_KMCOGE5NE=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]11CONFIG_DDR_MC_CLOCK_MODE_1_1=y
12CONFIG_SYSTEM_PLL_VCO_DIV_4=y
13CONFIG_SYSTEM_PLL_FACTOR_4_1=y
14CONFIG_CORE_PLL_RATIO_2_1=y
15CONFIG_QUICC_MULT_FACTOR_6=y
16CONFIG_BOOT_MEMORY_SPACE_LOW=y
17CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
18CONFIG_LALE_TIMING_EARLIER=y
19CONFIG_LDP_PIN_MUX_STATE_0=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]20CONFIG_BAT0=y
21CONFIG_BAT0_NAME="SDRAM_LOWER"
22CONFIG_BAT0_BASE=0x00000000
23CONFIG_BAT0_LENGTH_256_MBYTES=y
24CONFIG_BAT0_ACCESS_RW=y
25CONFIG_BAT0_ICACHE_INHIBITED=y
26CONFIG_BAT0_ICACHE_GUARDED=y
27CONFIG_BAT0_DCACHE_INHIBITED=y
28CONFIG_BAT0_DCACHE_GUARDED=y
29CONFIG_BAT0_USER_MODE_VALID=y
30CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
31CONFIG_BAT1=y
32CONFIG_BAT1_NAME="IMMR"
33CONFIG_BAT1_BASE=0xE0000000
34CONFIG_BAT1_LENGTH_4_MBYTES=y
35CONFIG_BAT1_ACCESS_RW=y
36CONFIG_BAT1_ICACHE_INHIBITED=y
37CONFIG_BAT1_ICACHE_GUARDED=y
38CONFIG_BAT1_DCACHE_INHIBITED=y
39CONFIG_BAT1_DCACHE_GUARDED=y
40CONFIG_BAT1_USER_MODE_VALID=y
41CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
42CONFIG_BAT2=y
43CONFIG_BAT2_NAME="KMBEC_FPGA"
44CONFIG_BAT2_BASE=0xE8000000
45CONFIG_BAT2_LENGTH_128_MBYTES=y
46CONFIG_BAT2_ACCESS_RW=y
47CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
48CONFIG_BAT2_DCACHE_INHIBITED=y
49CONFIG_BAT2_DCACHE_GUARDED=y
50CONFIG_BAT2_USER_MODE_VALID=y
51CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
52CONFIG_BAT3=y
53CONFIG_BAT3_NAME="FLASH"
54CONFIG_BAT3_BASE=0xF0000000
55CONFIG_BAT3_LENGTH_256_MBYTES=y
56CONFIG_BAT3_ACCESS_RW=y
57CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
58CONFIG_BAT3_DCACHE_INHIBITED=y
59CONFIG_BAT3_DCACHE_GUARDED=y
60CONFIG_BAT3_USER_MODE_VALID=y
61CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
62CONFIG_BAT4=y
63CONFIG_BAT4_NAME="STACK_IN_DCACHE"
64CONFIG_BAT4_BASE=0xE6000000
65CONFIG_BAT4_ACCESS_RW=y
66CONFIG_BAT4_USER_MODE_VALID=y
67CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
68CONFIG_BAT5=y
69CONFIG_BAT5_NAME="PAXE"
70CONFIG_BAT5_BASE=0xA0000000
71CONFIG_BAT5_LENGTH_256_MBYTES=y
72CONFIG_BAT5_ACCESS_RW=y
73CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
74CONFIG_BAT5_DCACHE_INHIBITED=y
75CONFIG_BAT5_DCACHE_GUARDED=y
76CONFIG_BAT5_USER_MODE_VALID=y
77CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
78CONFIG_BAT6=y
79CONFIG_BAT6_NAME="BFTIC3"
80CONFIG_BAT6_BASE=0xB0000000
81CONFIG_BAT6_LENGTH_256_MBYTES=y
82CONFIG_BAT6_ACCESS_RW=y
83CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
84CONFIG_BAT6_DCACHE_INHIBITED=y
85CONFIG_BAT6_DCACHE_GUARDED=y
86CONFIG_BAT6_USER_MODE_VALID=y
87CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
88CONFIG_BAT7=y
89CONFIG_BAT7_NAME="SDRAM_UPPER"
90CONFIG_BAT7_BASE=0x10000000
91CONFIG_BAT7_LENGTH_256_MBYTES=y
92CONFIG_BAT7_ACCESS_RW=y
93CONFIG_BAT7_ICACHE_INHIBITED=y
94CONFIG_BAT7_ICACHE_GUARDED=y
95CONFIG_BAT7_DCACHE_INHIBITED=y
96CONFIG_BAT7_DCACHE_GUARDED=y
97CONFIG_BAT7_USER_MODE_VALID=y
98CONFIG_BAT7_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]99CONFIG_LBLAW0=y
100CONFIG_LBLAW0_BASE=0xF0000000
101CONFIG_LBLAW0_NAME="FLASH"
102CONFIG_LBLAW0_LENGTH_256_MBYTES=y
103CONFIG_LBLAW1=y
104CONFIG_LBLAW1_BASE=0xE8000000
105CONFIG_LBLAW1_NAME="KMBEC_FPGA"
106CONFIG_LBLAW1_LENGTH_128_MBYTES=y
107CONFIG_LBLAW3=y
108CONFIG_LBLAW3_BASE=0xA0000000
109CONFIG_LBLAW3_NAME="PAXE"
110CONFIG_LBLAW3_LENGTH_512_MBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]111CONFIG_ELBC_BR0_OR0=y
112CONFIG_BR0_OR0_NAME="FLASH"
113CONFIG_BR0_OR0_BASE=0xF0000000
114CONFIG_BR0_PORTSIZE_16BIT=y
115CONFIG_OR0_AM_256_MBYTES=y
116CONFIG_OR0_SCY_5=y
117CONFIG_OR0_CSNT_EARLIER=y
118CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
119CONFIG_OR0_TRLX_RELAXED=y
120CONFIG_OR0_EAD_EXTRA=y
121CONFIG_ELBC_BR1_OR1=y
122CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
123CONFIG_BR1_OR1_BASE=0xE8000000
124CONFIG_OR1_AM_64_MBYTES=y
125CONFIG_OR1_SCY_2=y
126CONFIG_OR1_CSNT_EARLIER=y
127CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
128CONFIG_OR1_TRLX_RELAXED=y
129CONFIG_OR1_EAD_EXTRA=y
130CONFIG_ELBC_BR3_OR3=y
131CONFIG_BR3_OR3_NAME="PAXE"
132CONFIG_BR3_OR3_BASE=0xA0000000
133CONFIG_OR3_AM_256_MBYTES=y
134CONFIG_OR3_SCY_2=y
135CONFIG_OR3_CSNT_EARLIER=y
136CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y
137CONFIG_OR3_TRLX_RELAXED=y
138CONFIG_OR3_EAD_EXTRA=y
139CONFIG_ELBC_BR4_OR4=y
140CONFIG_BR4_OR4_NAME="BFTIC3"
141CONFIG_BR4_OR4_BASE=0xB0000000
142CONFIG_OR4_AM_256_MBYTES=y
143CONFIG_OR4_SCY_2=y
144CONFIG_OR4_CSNT_EARLIER=y
145CONFIG_OR4_ACS_HALF_CYCLE_EARLIER=y
146CONFIG_OR4_TRLX_RELAXED=y
147CONFIG_OR4_EAD_EXTRA=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]148CONFIG_HID0_FINAL_EMCP=y
149CONFIG_HID0_FINAL_ICE=y
150CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]151CONFIG_ACR_PIPE_DEP_4=y
152CONFIG_ACR_RPTCNT_4=y
153CONFIG_ACR_APARK_MASTER=y
154CONFIG_ACR_PARKM_USB_I2C1_BOOT=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]155CONFIG_LCRR_DBYP_PLL_BYPASSED=y
156CONFIG_LCRR_EADC_2=y
157CONFIG_LCRR_CLKDIV_4=y
Holger Brunckf31ba7f2019-11-25 10:04:34 +0100[diff] [blame^]158# CONFIG_SYS_MALLOC_F is not set
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]159CONFIG_OF_BOARD_SETUP=y
160CONFIG_OF_STDOUT_VIA_ALIAS=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]161CONFIG_MISC_INIT_R=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]162CONFIG_VERSION_VARIABLE=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]163CONFIG_BOARD_EARLY_INIT_R=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]164CONFIG_LAST_STAGE_INIT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]165CONFIG_HUSH_PARSER=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]166CONFIG_AUTOBOOT_KEYED=y
167CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
168CONFIG_AUTOBOOT_STOP_STR=" "
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]169CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]170CONFIG_CMD_ASKENV=y
171CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]172CONFIG_CMD_EEPROM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]173CONFIG_CMD_I2C=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]174CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]175CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]176CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]177CONFIG_CMD_PING=y
Simon Glassc4abb4b2017-05-17 03:25:37 -0600[diff] [blame]178CONFIG_CMD_JFFS2=y
Tom Rini2b62b912018-11-13 19:54:45 -0500[diff] [blame]179CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]180CONFIG_MTDIDS_DEFAULT="nor0=boot,nand0=app"
181CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);app:-(ubi1);"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]182CONFIG_CMD_UBI=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]183# CONFIG_CMD_UBIFS is not set
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]184CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]185CONFIG_ENV_ADDR=0xF00C0000
186CONFIG_ENV_ADDR_REDUND=0xF00E0000
Holger Brunckf31ba7f2019-11-25 10:04:34 +0100[diff] [blame^]187CONFIG_DM=y
Lukasz Majewski6dd8c902018-02-09 23:50:57 +0100[diff] [blame]188CONFIG_BOOTCOUNT_LIMIT=y
Alex Kiernand3713742018-07-21 20:25:33 +0000[diff] [blame]189CONFIG_BOOTCOUNT_BOOTLIMIT=3
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]190# CONFIG_MMC is not set
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]191CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]192CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]193CONFIG_FLASH_CFI_DRIVER=y
194CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
195CONFIG_FLASH_CFI_MTD=y
196CONFIG_SYS_FLASH_PROTECTION=y
197CONFIG_SYS_FLASH_CFI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]198CONFIG_MTD_RAW_NAND=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]199# CONFIG_PCI is not set
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]200CONFIG_QE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]201CONFIG_SYS_NS16550=y
Adam Ford02bf5362017-08-11 09:46:05 -0500[diff] [blame]202CONFIG_BCH=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]203CONFIG_OF_LIBFDT=y