Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f2e20e75560780179a6c4ea79fbe97c448b8a1c4 / . / configs / ls1012a2g5rdb_tfa_defconfig
blob: 81e31cd847aa90de00a5f1cebca51b84197edf5a [file] [log] [blame]
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012A2G5RDB=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]3CONFIG_TFABOOT=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]5CONFIG_NR_DRAM_BANKS=2
Tom Rini56fd1e12020-11-30 12:50:32 -0500[diff] [blame]6CONFIG_SYS_MEMTEST_START=0x80000000
7CONFIG_SYS_MEMTEST_END=0x9fffffff
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame]8CONFIG_ENV_SIZE=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_OFFSET=0x500000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x40000
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-2g5rdb"
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_QSPI_AHB_INIT=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]14CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
15CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
16CONFIG_AHCI=y
17CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]18# CONFIG_SYS_MALLOC_F is not set
19CONFIG_FIT_VERBOSE=y
20CONFIG_OF_BOARD_SETUP=y
21CONFIG_OF_STDOUT_VIA_ALIAS=y
22CONFIG_BOOTDELAY=10
23CONFIG_USE_BOOTARGS=y
24CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
25# CONFIG_DISPLAY_BOARDINFO is not set
26CONFIG_DISPLAY_BOARDINFO_LATE=y
27CONFIG_CMD_GREPENV=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]28CONFIG_CMD_MEMINFO=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]29CONFIG_CMD_MEMTEST=y
30CONFIG_CMD_GPT=y
31CONFIG_CMD_I2C=y
32CONFIG_CMD_MMC=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]33CONFIG_CMD_USB=y
34# CONFIG_CMD_SETEXPR is not set
35CONFIG_CMD_CACHE=y
36CONFIG_OF_CONTROL=y
Kuldeep Singh248a2932020-07-30 15:38:07 +0530[diff] [blame]37CONFIG_ENV_OVERWRITE=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]38CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]39CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]40CONFIG_NET_RANDOM_ETHADDR=y
41CONFIG_DM=y
42CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]43CONFIG_DM_I2C=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]44CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]45CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]46CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]47CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]48# CONFIG_SPI_FLASH_BAR is not set
Kuldeep Singh78f28822020-05-12 14:31:07 +0530[diff] [blame]49CONFIG_SPI_FLASH_SPANSION=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]50# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
51CONFIG_FSL_PFE=y
52CONFIG_DM_ETH=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]53CONFIG_DM_RTC=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]54CONFIG_DM_SCSI=y
55CONFIG_SYS_NS16550=y
56CONFIG_SPI=y
57CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]58CONFIG_FSL_QSPI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]59CONFIG_USB=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]60CONFIG_USB_XHCI_HCD=y
61CONFIG_USB_XHCI_DWC3=y