Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f28933704c93e8b517c03f17e9363ee227b5e6a4 / . / board / teejet / mt_ventoux / mt_ventoux.h
blob: 5e017742340522b1a7ff7ee9b19638cadf0ec3cc [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]2/*
3 * Copyright (C) 2011 Stefano Babic <sbabic@denx.de>
4 *
5 * Author: Hardy Weng <hardy.weng@technexion.com>
6 *
7 * Copyright (C) 2010 TechNexion Ltd.
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]8 */
9
10#ifndef _MT_VENTOUX_H_
11#define _MT_VENTOUX_H_
12
13const omap3_sysinfo sysinfo = {
14 DDR_DISCRETE,
15 "Teejet MT_VENTOUX Board",
16 "NAND",
17};
18
19/* FPGA CS1 configuration */
20#define FPGA_GPMC_CONFIG1 0x00001200
Stefano Babic830d70f2012-03-21 00:14:24 +0000[diff] [blame]21#define FPGA_GPMC_CONFIG2 0x00161f00
22#define FPGA_GPMC_CONFIG3 0x00040400
23#define FPGA_GPMC_CONFIG4 0x120c1f08
24#define FPGA_GPMC_CONFIG5 0x001e161f
25#define FPGA_GPMC_CONFIG6 0x96080fcf
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]26
27#define FPGA_BASE_ADDR 0x20000000
28
29/*
30 * IEN - Input Enable
31 * IDIS - Input Disable
32 * PTD - Pull type Down
33 * PTU - Pull type Up
34 * DIS - Pull type selection is inactive
35 * EN - Pull type selection is active
36 * M0 - Mode 0
37 * The commented string gives the final mux configuration for that pin
38 */
39#define MUX_MT_VENTOUX() \
40 /* SDRC */\
41 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) \
42 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) \
43 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) \
44 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) \
45 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) \
46 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) \
47 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) \
48 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) \
49 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) \
50 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) \
51 MUX_VAL(CP(SDRC_D10), (IEN | PTD | DIS | M0)) \
52 MUX_VAL(CP(SDRC_D11), (IEN | PTD | DIS | M0)) \
53 MUX_VAL(CP(SDRC_D12), (IEN | PTD | DIS | M0)) \
54 MUX_VAL(CP(SDRC_D13), (IEN | PTD | DIS | M0)) \
55 MUX_VAL(CP(SDRC_D14), (IEN | PTD | DIS | M0)) \
56 MUX_VAL(CP(SDRC_D15), (IEN | PTD | DIS | M0)) \
57 MUX_VAL(CP(SDRC_D16), (IEN | PTD | DIS | M0)) \
58 MUX_VAL(CP(SDRC_D17), (IEN | PTD | DIS | M0)) \
59 MUX_VAL(CP(SDRC_D18), (IEN | PTD | DIS | M0)) \
60 MUX_VAL(CP(SDRC_D19), (IEN | PTD | DIS | M0)) \
61 MUX_VAL(CP(SDRC_D20), (IEN | PTD | DIS | M0)) \
62 MUX_VAL(CP(SDRC_D21), (IEN | PTD | DIS | M0)) \
63 MUX_VAL(CP(SDRC_D22), (IEN | PTD | DIS | M0)) \
64 MUX_VAL(CP(SDRC_D23), (IEN | PTD | DIS | M0)) \
65 MUX_VAL(CP(SDRC_D24), (IEN | PTD | DIS | M0)) \
66 MUX_VAL(CP(SDRC_D25), (IEN | PTD | DIS | M0)) \
67 MUX_VAL(CP(SDRC_D26), (IEN | PTD | DIS | M0)) \
68 MUX_VAL(CP(SDRC_D27), (IEN | PTD | DIS | M0)) \
69 MUX_VAL(CP(SDRC_D28), (IEN | PTD | DIS | M0)) \
70 MUX_VAL(CP(SDRC_D29), (IEN | PTD | DIS | M0)) \
71 MUX_VAL(CP(SDRC_D30), (IEN | PTD | DIS | M0)) \
72 MUX_VAL(CP(SDRC_D31), (IEN | PTD | DIS | M0)) \
73 MUX_VAL(CP(SDRC_CLK), (IEN | PTD | DIS | M0)) \
74 MUX_VAL(CP(SDRC_DQS0), (IEN | PTD | DIS | M0)) \
75 MUX_VAL(CP(SDRC_DQS1), (IEN | PTD | DIS | M0)) \
76 MUX_VAL(CP(SDRC_DQS2), (IEN | PTD | DIS | M0)) \
77 MUX_VAL(CP(SDRC_DQS3), (IEN | PTD | DIS | M0)) \
78 MUX_VAL(CP(SDRC_DQS0N), (IEN | PTD | EN | M0)) \
79 MUX_VAL(CP(SDRC_DQS1N), (IEN | PTD | EN | M0)) \
80 MUX_VAL(CP(SDRC_DQS2N), (IEN | PTD | EN | M0)) \
81 MUX_VAL(CP(SDRC_DQS3N), (IEN | PTD | EN | M0)) \
82 MUX_VAL(CP(SDRC_CKE0), (M0)) \
83 MUX_VAL(CP(SDRC_CKE1), (M0)) \
84 MUX_VAL(CP(STRBEN_DLY0), (IEN | PTD | EN | M0)) \
85 MUX_VAL(CP(STRBEN_DLY1), (IEN | PTD | EN | M0)) \
86 /* GPMC */\
87 MUX_VAL(CP(GPMC_A1), (IDIS | PTU | EN | M0)) \
88 MUX_VAL(CP(GPMC_A2), (IDIS | PTU | EN | M0)) \
89 MUX_VAL(CP(GPMC_A3), (IDIS | PTU | EN | M0)) \
90 MUX_VAL(CP(GPMC_A4), (IDIS | PTU | EN | M0)) \
91 MUX_VAL(CP(GPMC_A5), (IDIS | PTU | EN | M0)) \
92 MUX_VAL(CP(GPMC_A6), (IDIS | PTU | EN | M0)) \
93 MUX_VAL(CP(GPMC_A7), (IDIS | PTU | EN | M0)) \
94 MUX_VAL(CP(GPMC_A8), (IDIS | PTU | EN | M0)) \
95 MUX_VAL(CP(GPMC_A9), (IDIS | PTU | EN | M0)) \
96 MUX_VAL(CP(GPMC_A10), (IDIS | PTU | EN | M0)) \
97 MUX_VAL(CP(GPMC_D0), (IEN | PTU | EN | M0)) \
98 MUX_VAL(CP(GPMC_D1), (IEN | PTU | EN | M0)) \
99 MUX_VAL(CP(GPMC_D2), (IEN | PTU | EN | M0)) \
100 MUX_VAL(CP(GPMC_D3), (IEN | PTU | EN | M0)) \
101 MUX_VAL(CP(GPMC_D4), (IEN | PTU | EN | M0)) \
102 MUX_VAL(CP(GPMC_D5), (IEN | PTU | EN | M0)) \
103 MUX_VAL(CP(GPMC_D6), (IEN | PTU | EN | M0)) \
104 MUX_VAL(CP(GPMC_D7), (IEN | PTU | EN | M0)) \
105 MUX_VAL(CP(GPMC_D8), (IEN | PTU | EN | M0)) \
106 MUX_VAL(CP(GPMC_D9), (IEN | PTU | EN | M0)) \
107 MUX_VAL(CP(GPMC_D10), (IEN | PTU | EN | M0)) \
108 MUX_VAL(CP(GPMC_D11), (IEN | PTU | EN | M0)) \
109 MUX_VAL(CP(GPMC_D12), (IEN | PTU | EN | M0)) \
110 MUX_VAL(CP(GPMC_D13), (IEN | PTU | EN | M0)) \
111 MUX_VAL(CP(GPMC_D14), (IEN | PTU | EN | M0)) \
112 MUX_VAL(CP(GPMC_D15), (IEN | PTU | EN | M0)) \
113 MUX_VAL(CP(GPMC_NCS0), (IDIS | PTU | EN | M0)) \
114 MUX_VAL(CP(GPMC_NCS1), (IEN | PTU | EN | M0)) \
115 MUX_VAL(CP(GPMC_NCS2), (IDIS | PTD | EN | M4))/* GPIO 53 */\
116 MUX_VAL(CP(GPMC_NCS3), (IEN | PTU | EN | M4)) /* GPIO 54 */\
117 MUX_VAL(CP(GPMC_NCS4), (IEN | PTD | EN | M4)) \
118 /* GPIO 55 : NFS */\
119 MUX_VAL(CP(GPMC_NCS5), (IDIS | PTU | EN | M4)) \
120 MUX_VAL(CP(GPMC_NCS6), (IDIS | PTD | EN | M3)) /*PWM11*/ \
121 MUX_VAL(CP(GPMC_NCS7), (IDIS | PTD | EN | M4)) /*GPIO_58*/ \
122 MUX_VAL(CP(GPMC_CLK), (IDIS | PTU | EN | M0)) \
123 MUX_VAL(CP(GPMC_NADV_ALE), (IDIS | PTD | DIS | M0)) \
124 MUX_VAL(CP(GPMC_NOE), (IDIS | PTD | DIS | M0)) \
125 MUX_VAL(CP(GPMC_NWE), (IDIS | PTD | DIS | M0)) \
126 MUX_VAL(CP(GPMC_NBE0_CLE), (IDIS | PTU | EN | M0)) \
127 MUX_VAL(CP(GPMC_NBE1), (IEN | PTU | EN | M0)) \
128 MUX_VAL(CP(GPMC_NWP), (IEN | PTD | DIS | M4)) \
129 /*GPIO_62: FPGA_RESET */ \
130 MUX_VAL(CP(GPMC_WAIT0), (IEN | PTU | EN | M4)) \
131 MUX_VAL(CP(GPMC_WAIT1), (IEN | PTU | EN | M4)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]132 MUX_VAL(CP(GPMC_WAIT2), (IEN | PTU | EN | M4)) \
133 /* GPIO_64*/ \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]134 MUX_VAL(CP(GPMC_WAIT3), (IEN | PTU | EN | M4)) \
135 /* DSS */\
136 MUX_VAL(CP(DSS_PCLK), (IDIS | PTD | DIS | M0)) \
137 MUX_VAL(CP(DSS_HSYNC), (IDIS | PTD | DIS | M0)) \
138 MUX_VAL(CP(DSS_VSYNC), (IDIS | PTD | DIS | M0)) \
139 MUX_VAL(CP(DSS_ACBIAS), (IDIS | PTD | DIS | M0)) \
140 MUX_VAL(CP(DSS_DATA0), (IDIS | PTD | DIS | M0)) \
141 MUX_VAL(CP(DSS_DATA1), (IDIS | PTD | DIS | M0)) \
142 MUX_VAL(CP(DSS_DATA2), (IDIS | PTD | DIS | M0)) \
143 MUX_VAL(CP(DSS_DATA3), (IDIS | PTD | DIS | M0)) \
144 MUX_VAL(CP(DSS_DATA4), (IDIS | PTD | DIS | M0)) \
145 MUX_VAL(CP(DSS_DATA5), (IDIS | PTD | DIS | M0)) \
146 MUX_VAL(CP(DSS_DATA6), (IDIS | PTD | DIS | M0)) \
147 MUX_VAL(CP(DSS_DATA7), (IDIS | PTD | DIS | M0)) \
148 MUX_VAL(CP(DSS_DATA8), (IDIS | PTD | DIS | M0)) \
149 MUX_VAL(CP(DSS_DATA9), (IDIS | PTD | DIS | M0)) \
150 MUX_VAL(CP(DSS_DATA10), (IDIS | PTD | DIS | M0)) \
151 MUX_VAL(CP(DSS_DATA11), (IDIS | PTD | DIS | M0)) \
152 MUX_VAL(CP(DSS_DATA12), (IDIS | PTD | DIS | M0)) \
153 MUX_VAL(CP(DSS_DATA13), (IDIS | PTD | DIS | M0)) \
154 MUX_VAL(CP(DSS_DATA14), (IDIS | PTD | DIS | M0)) \
155 MUX_VAL(CP(DSS_DATA15), (IDIS | PTD | DIS | M0)) \
156 MUX_VAL(CP(DSS_DATA16), (IDIS | PTD | DIS | M0)) \
157 MUX_VAL(CP(DSS_DATA17), (IDIS | PTD | DIS | M0)) \
158 MUX_VAL(CP(DSS_DATA18), (IDIS | PTD | DIS | M0)) \
159 MUX_VAL(CP(DSS_DATA19), (IDIS | PTD | DIS | M0)) \
160 MUX_VAL(CP(DSS_DATA20), (IDIS | PTD | DIS | M0)) \
161 MUX_VAL(CP(DSS_DATA21), (IDIS | PTD | DIS | M0)) \
162 MUX_VAL(CP(DSS_DATA22), (IDIS | PTD | DIS | M0)) \
163 MUX_VAL(CP(DSS_DATA23), (IDIS | PTD | DIS | M0)) \
164 /* CAMERA */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]165 MUX_VAL(CP(CSI2_DX0), (IEN | PTD | DIS | M0)) \
166 MUX_VAL(CP(CSI2_DY0), (IEN | PTD | DIS | M0)) \
167 MUX_VAL(CP(CSI2_DX1), (IEN | PTD | DIS | M0)) \
168 MUX_VAL(CP(CSI2_DY1), (IEN | PTD | DIS | M0)) \
169 /* MMC */\
170 MUX_VAL(CP(MMC1_CLK), (IEN | PTU | EN | M0)) \
171 MUX_VAL(CP(MMC1_CMD), (IEN | PTU | DIS | M0)) \
172 MUX_VAL(CP(MMC1_DAT0), (IEN | PTU | DIS | M0)) \
173 MUX_VAL(CP(MMC1_DAT1), (IEN | PTU | DIS | M0)) \
174 MUX_VAL(CP(MMC1_DAT2), (IEN | PTU | DIS | M0)) \
175 MUX_VAL(CP(MMC1_DAT3), (IEN | PTU | DIS | M0)) \
176 MUX_VAL(CP(MMC1_DAT4), (IEN | PTU | EN | M4)) \
177 /* GPIO_126: CardDetect */\
178 MUX_VAL(CP(MMC1_DAT5), (IEN | PTU | EN | M4)) \
179 MUX_VAL(CP(MMC1_DAT6), (IEN | PTU | EN | M4)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]180 /*GPIO_128 */ \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]181 MUX_VAL(CP(MMC1_DAT7), (IEN | PTU | EN | M4)) \
182 \
183 MUX_VAL(CP(MMC2_CLK), (IEN | PTU | EN | M0)) /*MMC2_CLK*/\
184 MUX_VAL(CP(MMC2_CMD), (IEN | PTU | DIS | M0)) /*MMC2_CMD*/\
185 MUX_VAL(CP(MMC2_DAT0), (IEN | PTU | DIS | M0)) /*MMC2_DAT0*/\
186 MUX_VAL(CP(MMC2_DAT1), (IEN | PTU | DIS | M0)) /*MMC2_DAT1*/\
187 MUX_VAL(CP(MMC2_DAT2), (IEN | PTU | DIS | M0)) /*MMC2_DAT2*/\
188 MUX_VAL(CP(MMC2_DAT3), (IEN | PTU | DIS | M0)) /*MMC2_DAT3*/\
189 MUX_VAL(CP(MMC2_DAT4), (IDIS | PTU | EN | M4)) \
190 MUX_VAL(CP(MMC2_DAT5), (IDIS | PTU | EN | M4)) \
191 MUX_VAL(CP(MMC2_DAT6), (IDIS | PTU | EN | M4)) \
192 /* GPIO_138: LCD_ENVD */\
Stefano Babicb6320932012-08-29 01:22:07 +0000[diff] [blame]193 MUX_VAL(CP(MMC2_DAT7), (IDIS | PTD | EN | M4)) \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]194 /* GPIO_139: LCD_PON */\
195 /* McBSP */\
196 MUX_VAL(CP(MCBSP_CLKS), (IEN | PTU | DIS | M0)) \
197 MUX_VAL(CP(MCBSP1_CLKR), (IEN | PTD | DIS | M0)) \
198 MUX_VAL(CP(MCBSP1_FSR), (IDIS | PTU | EN | M0)) \
199 MUX_VAL(CP(MCBSP1_DX), (IDIS | PTD | DIS | M0)) \
200 MUX_VAL(CP(MCBSP1_DR), (IEN | PTD | DIS | M0)) \
201 MUX_VAL(CP(MCBSP1_FSX), (IEN | PTD | DIS | M0)) \
202 MUX_VAL(CP(MCBSP1_CLKX), (IEN | PTD | DIS | M0)) \
203 \
204 MUX_VAL(CP(MCBSP2_FSX), (IEN | PTD | EN | M4)) \
205 /* GPIO_116: FPGA_PROG */ \
206 MUX_VAL(CP(MCBSP2_CLKX), (IEN | PTD | EN | M4)) \
207 /* GPIO_117: FPGA_CCLK */ \
208 MUX_VAL(CP(MCBSP2_DR), (IEN | PTD | EN | M4)) \
209 /* GPIO_118: FPGA_DIN */ \
210 MUX_VAL(CP(MCBSP2_DX), (IEN | PTD | EN | M4)) \
211 /* GPIO_119: FPGA_INIT */ \
212 \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]213 MUX_VAL(CP(MCBSP3_CLKX), (IEN | PTU | EN | M4)) \
214 MUX_VAL(CP(MCBSP3_FSX), (IEN | PTU | EN | M4)) \
215 \
216 MUX_VAL(CP(MCBSP4_CLKX), (IEN | PTD | DIS | M4)) \
217 /*GPIO_152: Ignition Sense */ \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]218 MUX_VAL(CP(MCBSP4_DR), (IEN | PTD | DIS | M4)) \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]219 /*GPIO_153: Power Button Sense */ \
220 MUX_VAL(CP(MCBSP4_DX), (IEN | PTU | DIS | M4)) \
221 /* GPIO_154: FPGA_DONE */ \
222 MUX_VAL(CP(MCBSP4_FSX), (IEN | PTD | DIS | M4)) \
223 /* GPIO_155: CA8_irq */ \
224 /* UART */\
225 MUX_VAL(CP(UART1_TX), (IDIS | PTD | DIS | M0)) \
226 MUX_VAL(CP(UART1_RTS), (IEN | PTU | EN | M4)) \
227 /* GPIO_149: USB status 2 */\
228 MUX_VAL(CP(UART1_CTS), (IEN | PTU | EN | M4)) \
229 /* GPIO_150: USB status 1 */\
230 \
231 MUX_VAL(CP(UART1_RX), (IEN | PTD | DIS | M0)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]232 MUX_VAL(CP(UART2_CTS), (IEN | PTU | EN | M2)) \
233 /* gpt9_pwm */\
234 MUX_VAL(CP(UART2_RTS), (IEN | PTD | DIS | M2)) \
235 /* gpt10_pwm */\
236 MUX_VAL(CP(UART2_TX), (IEN | PTD | DIS | M2)) \
237 /* gpt8_pwm */\
238 MUX_VAL(CP(UART2_RX), (IEN | PTD | DIS | M2)) \
239 /* gpt11_pwm */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]240 \
241 MUX_VAL(CP(UART3_CTS_RCTX), (IDIS | PTD | DIS | M4)) \
242 /*GPIO_163 : TS_PENIRQ*/ \
243 MUX_VAL(CP(UART3_RTS_SD), (IEN | PTD | DIS | M4)) \
244 /*GPIO_164 : MMC */\
245 MUX_VAL(CP(UART3_RX_IRRX), (IEN | PTD | DIS | M0)) \
246 MUX_VAL(CP(UART3_TX_IRTX), (IDIS | PTD | DIS | M0)) \
247 /* I2C */\
248 MUX_VAL(CP(I2C1_SCL), (IEN | PTU | EN | M0)) \
249 MUX_VAL(CP(I2C1_SDA), (IEN | PTU | EN | M0)) \
250 MUX_VAL(CP(I2C2_SCL), (IEN | PTU | EN | M0)) \
251 MUX_VAL(CP(I2C2_SDA), (IEN | PTU | EN | M0)) \
252 MUX_VAL(CP(I2C3_SCL), (IEN | PTU | EN | M0)) \
253 MUX_VAL(CP(I2C3_SDA), (IEN | PTU | EN | M0)) \
254 MUX_VAL(CP(I2C4_SCL), (IEN | PTU | EN | M0)) \
255 MUX_VAL(CP(I2C4_SDA), (IEN | PTU | EN | M0)) \
256 /* McSPI */\
257 MUX_VAL(CP(MCSPI1_CLK), (IEN | PTD | DIS | M0)) \
258 MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
259 MUX_VAL(CP(MCSPI1_SOMI), (IEN | PTD | DIS | M0)) \
260 MUX_VAL(CP(MCSPI1_CS0), (IEN | PTD | EN | M0)) \
261 MUX_VAL(CP(MCSPI1_CS1), (IEN | PTD | EN | M4)) /*GPIO_175*/\
262 MUX_VAL(CP(MCSPI1_CS2), (IEN | PTD | EN | M4)) /*GPIO_176*/\
263 MUX_VAL(CP(MCSPI1_CS3), (IEN | PTD | EN | M4)) \
264 \
265 MUX_VAL(CP(MCSPI2_CLK), (IEN | PTD | DIS | M0)) \
266 MUX_VAL(CP(MCSPI2_SIMO), (IEN | PTD | DIS | M0)) \
267 MUX_VAL(CP(MCSPI2_SOMI), (IEN | PTD | DIS | M0)) \
268 MUX_VAL(CP(MCSPI2_CS0), (IEN | PTD | EN | M4)) \
269 MUX_VAL(CP(MCSPI2_CS1), (IEN | PTD | EN | M0)) \
270 /* CCDC */\
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]271 MUX_VAL(CP(CCDC_PCLK), (IEN | PTU | EN | M4)) \
272 /* GPIO94 */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]273 MUX_VAL(CP(CCDC_FIELD), (IEN | PTD | DIS | M4)) \
274 /* GPIO95: #Enable Output */\
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]275 MUX_VAL(CP(CCDC_HD), (IEN | PTU | EN | M4)) \
276 MUX_VAL(CP(CCDC_VD), (IEN | PTU | EN | M4)) \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]277 MUX_VAL(CP(CCDC_WEN), (IEN | PTD | DIS | M4)) \
278 /* GPIO 99: #SOM_PWR_OFF */\
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]279 MUX_VAL(CP(CCDC_DATA0), (IEN | PTD | DIS | M4)) \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]280 MUX_VAL(CP(CCDC_DATA1), (IEN | PTD | DIS | M4)) \
281 /* GPIO_100: #power out */\
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]282 MUX_VAL(CP(CCDC_DATA2), (IEN | PTD | DIS | M4)) \
283 MUX_VAL(CP(CCDC_DATA3), (IEN | PTD | DIS | M4)) \
284 /* GPIO_102 */\
285 MUX_VAL(CP(CCDC_DATA4), (IEN | PTD | DIS | M4)) \
286 MUX_VAL(CP(CCDC_DATA5), (IEN | PTD | DIS | M4)) \
287 MUX_VAL(CP(CCDC_DATA6), (IEN | PTD | DIS | M4)) \
288 MUX_VAL(CP(CCDC_DATA7), (IEN | PTD | DIS | M4)) \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]289 /* RMII */\
290 MUX_VAL(CP(RMII_MDIO_DATA), (IEN | M0)) \
291 MUX_VAL(CP(RMII_MDIO_CLK), (M0)) \
292 MUX_VAL(CP(RMII_RXD0) , (IEN | PTD | M0)) \
293 MUX_VAL(CP(RMII_RXD1), (IEN | PTD | M0)) \
294 MUX_VAL(CP(RMII_CRS_DV), (IEN | PTD | M0)) \
295 MUX_VAL(CP(RMII_RXER), (PTD | M0)) \
296 MUX_VAL(CP(RMII_TXD0), (PTD | M0)) \
297 MUX_VAL(CP(RMII_TXD1), (PTD | M0)) \
298 MUX_VAL(CP(RMII_TXEN), (PTD | M0)) \
299 MUX_VAL(CP(RMII_50MHZ_CLK), (IEN | PTD | EN | M0)) \
300 /* HECC */\
301 MUX_VAL(CP(HECC1_TXD), (IEN | PTU | EN | M0)) \
302 MUX_VAL(CP(HECC1_RXD), (IEN | PTU | EN | M0)) \
303 /* HSUSB */\
304 MUX_VAL(CP(HSUSB0_CLK), (IEN | PTD | DIS | M0)) \
305 MUX_VAL(CP(HSUSB0_STP), (IEN | PTU | DIS | M0)) \
306 MUX_VAL(CP(HSUSB0_DIR), (IEN | PTD | DIS | M0)) \
307 MUX_VAL(CP(HSUSB0_NXT), (IEN | PTU | DIS | M0)) \
308 MUX_VAL(CP(HSUSB0_DATA0), (IEN | PTD | DIS | M0)) \
309 MUX_VAL(CP(HSUSB0_DATA1), (IEN | PTD | DIS | M0)) \
310 MUX_VAL(CP(HSUSB0_DATA2), (IEN | PTD | DIS | M0)) \
311 MUX_VAL(CP(HSUSB0_DATA3), (IEN | PTD | DIS | M0)) \
312 MUX_VAL(CP(HSUSB0_DATA4), (IEN | PTD | DIS | M0)) \
313 MUX_VAL(CP(HSUSB0_DATA5), (IEN | PTD | DIS | M0)) \
314 MUX_VAL(CP(HSUSB0_DATA6), (IEN | PTD | DIS | M0)) \
315 MUX_VAL(CP(HSUSB0_DATA7), (IEN | PTD | DIS | M0)) \
316 MUX_VAL(CP(USB0_DRVBUS), (IEN | PTD | EN | M0)) \
317 /* HDQ */\
318 MUX_VAL(CP(HDQ_SIO), (IEN | PTD | EN | M4)) \
319 /* GPIO_170: auto update */\
320 /* Control and debug */\
321 MUX_VAL(CP(SYS_32K), (IEN | PTD | DIS | M0)) \
322 MUX_VAL(CP(SYS_CLKREQ), (IEN | PTD | DIS | M0)) \
323 MUX_VAL(CP(SYS_NIRQ), (IEN | PTU | EN | M0)) \
324 MUX_VAL(CP(SYS_NRESWARM), (IDIS | PTU | DIS | M4)) \
325 /* - GPIO30 */\
326 MUX_VAL(CP(SYS_BOOT0), (IEN | PTD | DIS | M4)) /*GPIO_2*/\
327 MUX_VAL(CP(SYS_BOOT1), (IEN | PTD | DIS | M4)) /*GPIO_3 */\
328 MUX_VAL(CP(SYS_BOOT2), (IEN | PTD | DIS | M4)) /*GPIO_4*/\
329 MUX_VAL(CP(SYS_BOOT3), (IEN | PTD | DIS | M4)) /*GPIO_5*/\
330 MUX_VAL(CP(SYS_BOOT4), (IEN | PTD | DIS | M4)) /*GPIO_6*/\
331 MUX_VAL(CP(SYS_BOOT5), (IEN | PTD | DIS | M4)) /*GPIO_7*/\
332 MUX_VAL(CP(SYS_BOOT6), (IDIS | PTD | DIS | M4)) /*GPIO_8*/\
333 MUX_VAL(CP(SYS_BOOT7), (IEN | PTD | EN | M0)) \
334 MUX_VAL(CP(SYS_BOOT8), (IEN | PTD | EN | M0)) \
335 \
336 MUX_VAL(CP(SYS_OFF_MODE), (IEN | PTD | DIS | M0)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]337 MUX_VAL(CP(SYS_CLKOUT1), (IDIS | PTD | DIS | M4)) \
338 /* gpio_10 */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]339 MUX_VAL(CP(SYS_CLKOUT2), (IEN | PTU | EN | M0)) \
340 /* JTAG */\
Igor Grinberg165808d2014-10-21 18:25:30 +0300[diff] [blame]341 MUX_VAL(CP(JTAG_NTRST), (IEN | PTD | DIS | M0)) \
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]342 MUX_VAL(CP(JTAG_TCK), (IEN | PTD | DIS | M0)) \
343 MUX_VAL(CP(JTAG_TMS), (IEN | PTD | DIS | M0)) \
344 MUX_VAL(CP(JTAG_TDI), (IEN | PTD | DIS | M0)) \
345 MUX_VAL(CP(JTAG_EMU0), (IDIS | PTD | EN | M4)) /*GPIO_11*/ \
346 MUX_VAL(CP(JTAG_EMU1), (IDIS | PTD | EN | M4)) /*GPIO_31*/ \
347 /* ETK (ES2 onwards) */\
348 MUX_VAL(CP(ETK_CLK_ES2), (IDIS | PTD | DIS | M3)) \
349 /* hsusb1_stp */ \
350 MUX_VAL(CP(ETK_CTL_ES2), (IDIS | PTD | DIS | M3)) \
351 /* hsusb1_clk */\
352 MUX_VAL(CP(ETK_D0_ES2), (IEN | PTU | EN | M3)) \
353 MUX_VAL(CP(ETK_D1_ES2), (IEN | PTU | EN | M3)) \
354 MUX_VAL(CP(ETK_D2_ES2), (IEN | PTU | EN | M3)) \
355 MUX_VAL(CP(ETK_D3_ES2), (IEN | PTU | EN | M3)) \
356 MUX_VAL(CP(ETK_D4_ES2), (IEN | PTU | EN | M3)) \
357 MUX_VAL(CP(ETK_D5_ES2), (IEN | PTU | EN | M3)) \
358 MUX_VAL(CP(ETK_D6_ES2), (IEN | PTU | EN | M3)) \
359 MUX_VAL(CP(ETK_D7_ES2), (IEN | PTU | EN | M3)) \
360 MUX_VAL(CP(ETK_D8_ES2), (IEN | PTD | EN | M3)) \
361 MUX_VAL(CP(ETK_D9_ES2), (IEN | PTD | EN | M3)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]362 MUX_VAL(CP(ETK_D10_ES2), (IDIS | PTD | EN | M4)) \
363 /* gpio_24 */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]364 MUX_VAL(CP(ETK_D11_ES2), (IDIS | PTD | DIS | M4)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]365 MUX_VAL(CP(ETK_D12_ES2), (IEN | PTD | DIS | M4)) \
366 /* gpio_26 */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]367 MUX_VAL(CP(ETK_D13_ES2), (IEN | PTD | DIS | M3)) \
Stefano Babic098f4652012-08-29 01:22:01 +0000[diff] [blame]368 MUX_VAL(CP(ETK_D14_ES2), (IEN | PTD | DIS | M4)) \
369 MUX_VAL(CP(ETK_D15_ES2), (IEN | PTD | DIS | M4)) \
370 /* gpio_29 */\
Stefano Babic18db74a2012-02-07 23:29:34 +0000[diff] [blame]371 /* Die to Die */\
372 MUX_VAL(CP(D2D_MCAD34), (IEN | PTD | EN | M0)) \
373 MUX_VAL(CP(D2D_MCAD35), (IEN | PTD | EN | M0)) \
374 MUX_VAL(CP(D2D_MCAD36), (IEN | PTD | EN | M0)) \
375 MUX_VAL(CP(D2D_CLK26MI), (IEN | PTD | DIS | M0)) \
376 MUX_VAL(CP(D2D_NRESPWRON), (IEN | PTD | EN | M0)) \
377 MUX_VAL(CP(D2D_NRESWARM), (IEN | PTU | EN | M0)) \
378 MUX_VAL(CP(D2D_ARM9NIRQ), (IEN | PTD | DIS | M0)) \
379 MUX_VAL(CP(D2D_UMA2P6FIQ), (IEN | PTD | DIS | M0)) \
380 MUX_VAL(CP(D2D_SPINT), (IEN | PTD | EN | M0)) \
381 MUX_VAL(CP(D2D_FRINT), (IEN | PTD | EN | M0)) \
382 MUX_VAL(CP(D2D_DMAREQ0), (IEN | PTD | DIS | M0)) \
383 MUX_VAL(CP(D2D_DMAREQ1), (IEN | PTD | DIS | M0)) \
384 MUX_VAL(CP(D2D_DMAREQ2), (IEN | PTD | DIS | M0)) \
385 MUX_VAL(CP(D2D_DMAREQ3), (IEN | PTD | DIS | M0)) \
386 MUX_VAL(CP(D2D_N3GTRST), (IEN | PTD | DIS | M0)) \
387 MUX_VAL(CP(D2D_N3GTDI), (IEN | PTD | DIS | M0)) \
388 MUX_VAL(CP(D2D_N3GTDO), (IEN | PTD | DIS | M0)) \
389 MUX_VAL(CP(D2D_N3GTMS), (IEN | PTD | DIS | M0)) \
390 MUX_VAL(CP(D2D_N3GTCK), (IEN | PTD | DIS | M0)) \
391 MUX_VAL(CP(D2D_N3GRTCK), (IEN | PTD | DIS | M0)) \
392 MUX_VAL(CP(D2D_MSTDBY), (IEN | PTU | EN | M0)) \
393 MUX_VAL(CP(D2D_SWAKEUP), (IEN | PTD | EN | M0)) \
394 MUX_VAL(CP(D2D_IDLEREQ), (IEN | PTD | DIS | M0)) \
395 MUX_VAL(CP(D2D_IDLEACK), (IEN | PTU | EN | M0)) \
396 MUX_VAL(CP(D2D_MWRITE), (IEN | PTD | DIS | M0)) \
397 MUX_VAL(CP(D2D_SWRITE), (IEN | PTD | DIS | M0)) \
398 MUX_VAL(CP(D2D_MREAD), (IEN | PTD | DIS | M0)) \
399 MUX_VAL(CP(D2D_SREAD), (IEN | PTD | DIS | M0)) \
400 MUX_VAL(CP(D2D_MBUSFLAG), (IEN | PTD | DIS | M0)) \
401 MUX_VAL(CP(D2D_SBUSFLAG), (IEN | PTD | DIS | M0)) \
402
403#endif