Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f27b796836c51e04493a61420a4f63c7f53a4a07 / . / configs / P1010RDB-PA_NOR_defconfig
blob: 291c4a403804b492c3b68180cd773a14cb20a50b [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]2CONFIG_TEXT_BASE=0xEFF40000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x2000
5CONFIG_ENV_SECT_SIZE=0x20000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="p1010rdb-pa"
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]7CONFIG_ENV_ADDR=0xEFF20000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]8CONFIG_MPC85xx=y
Tom Rinid17ab6a2022-10-28 20:26:55 -0400[diff] [blame]9CONFIG_SYS_INIT_RAM_LOCK=y
York Sun7f945ca2016-11-16 13:30:06 -0800[diff] [blame]10CONFIG_TARGET_P1010RDB_PA=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]11CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Tom Rinia7fa9762022-06-15 12:03:45 -0400[diff] [blame]12CONFIG_ENABLE_36BIT_PHYS=y
Tom Rini667dd4f2022-06-10 22:59:37 -0400[diff] [blame]13CONFIG_SYS_MPC85XX_NO_RESETVEC=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]14CONFIG_PCIE1=y
15CONFIG_PCIE2=y
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]16CONFIG_SYS_MONITOR_LEN=786432
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]17CONFIG_FIT=y
18CONFIG_FIT_VERBOSE=y
19CONFIG_OF_BOARD_SETUP=y
20CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini5989fd42022-06-20 08:07:42 -0400[diff] [blame]21CONFIG_FSL_FIXED_MMC_LOCATION=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]22CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]23CONFIG_USE_BOOTCOMMAND=y
24CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs ramdisk_size=$ramdisk_size;tftp $ramdiskaddr $ramdiskfile;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr $ramdiskaddr $fdtaddr"
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]25CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]26CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]27CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]28CONFIG_HUSH_PARSER=y
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]29CONFIG_SYS_PBSIZE=276
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]30CONFIG_CMD_IMLS=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]31CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
32CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]33CONFIG_CMD_I2C=y
Tom Rini5a70f172022-10-28 20:27:02 -0400[diff] [blame]34CONFIG_LOADS_ECHO=y
35CONFIG_SYS_LOADS_BAUD_CHANGE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]36CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]37CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]39CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]40CONFIG_CMD_EXT2=y
41CONFIG_CMD_FAT=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]42CONFIG_MTDIDS_DEFAULT="nand0=ff800000.flash"
43CONFIG_MTDPARTS_DEFAULT="mtdparts=ff800000.flash:2m(uboot-env),1m(dtb),5m(kernel),56m(fs),-(usr)"
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]44CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]45CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]46CONFIG_ENV_IS_IN_FLASH=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]47CONFIG_USE_BOOTFILE=y
48CONFIG_BOOTFILE="uImage"
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]49CONFIG_USE_ETHPRIME=y
50CONFIG_ETHPRIME="eTSEC1"
Tom Rini276d75e2022-06-10 22:59:27 -0400[diff] [blame]51CONFIG_FSL_SATA_V2=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]52CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]53CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]54CONFIG_DDR_CLK_FREQ=66666666
Tom Riniafba4112022-06-15 12:03:54 -0400[diff] [blame]55CONFIG_SYS_SPD_BUS_NUM=1
Tom Rini56184602022-02-25 11:19:53 -0500[diff] [blame]56CONFIG_CHIP_SELECTS_PER_CTRL=1
Tom Rini8e99f7d2022-06-15 12:03:55 -0400[diff] [blame]57CONFIG_SYS_DDR_RAW_TIMING=y
Tom Rini2c3c2822022-06-06 12:13:29 -0400[diff] [blame]58CONFIG_COMMON_INIT_DDR=y
Tom Rinif8f6b322022-05-21 14:44:28 -0400[diff] [blame]59CONFIG_SPL_COMMON_INIT_DDR=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]60CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]61CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]62CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]63CONFIG_SYS_I2C_FSL=y
64CONFIG_SYS_FSL_I2C_OFFSET=0x3000
65CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
66CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]67CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]68CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]69CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]70CONFIG_FLASH_CFI_DRIVER=y
71CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rini302bd672022-07-23 13:04:55 -0400[diff] [blame]72CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]73CONFIG_SYS_FLASH_CFI=y
Tom Rini2e35d822022-07-23 13:05:05 -0400[diff] [blame]74CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]75CONFIG_SYS_MAX_FLASH_SECT=256
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]76CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]77CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]78CONFIG_SPI_FLASH_SPANSION=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]79CONFIG_PHY_ATHEROS=y
80CONFIG_PHY_BROADCOM=y
81CONFIG_PHY_DAVICOM=y
82CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]83CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]84CONFIG_PHY_NATSEMI=y
85CONFIG_PHY_REALTEK=y
86CONFIG_PHY_SMSC=y
87CONFIG_PHY_VITESSE=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]88CONFIG_DM_MDIO=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]89CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]90CONFIG_E1000=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]91CONFIG_MII=y
92CONFIG_TSEC_ENET=y
Hou Zhiqiangaa27f172020-05-01 19:06:29 +0800[diff] [blame]93CONFIG_PCIE_FSL=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]94CONFIG_DM_RTC=y
Tom Rinif27b7962022-11-19 18:45:31 -0500[diff] [blame^]95CONFIG_RTC_PT7C4338=y
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]96CONFIG_SYS_NS16550_SERIAL=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]97CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]98CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]99CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]100CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]101CONFIG_USB_EHCI_FSL=y