blob: b0e988d23435917ecfd9762aae266fd6669b6519 [file] [log] [blame]
Chris Packhama90dd4c2016-09-22 12:56:14 +12001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6820_AMC_H
8#define _CONFIG_DB_88F6820_AMC_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
13
14#define CONFIG_DISPLAY_BOARDINFO_LATE
15
16/*
17 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
18 * for DDR ECC byte filling in the SPL before loading the main
19 * U-Boot into it.
20 */
21#define CONFIG_SYS_TEXT_BASE 0x00800000
22#define CONFIG_SYS_TCLK 200000000 /* 200MHz */
23
24/*
25 * Commands configuration
26 */
Chris Packhama90dd4c2016-09-22 12:56:14 +120027
Chris Packhama90dd4c2016-09-22 12:56:14 +120028/* SPI NOR flash default params, used by sf commands */
29#define CONFIG_SF_DEFAULT_BUS 1
30#define CONFIG_SF_DEFAULT_SPEED 1000000
31#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
32
33/* Partition support */
Chris Packhama90dd4c2016-09-22 12:56:14 +120034
35/* Additional FS support/configuration */
36#define CONFIG_SUPPORT_VFAT
37
38/* USB/EHCI configuration */
39#define CONFIG_EHCI_IS_TDI
40
41/* Environment in SPI NOR flash */
Chris Packhama90dd4c2016-09-22 12:56:14 +120042#define CONFIG_ENV_SPI_BUS 1
43#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
44#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
45#define CONFIG_ENV_SECT_SIZE (256 << 10) /* 256KiB sectors */
46
47#define CONFIG_PHY_MARVELL /* there is a marvell phy */
48#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
49
50/* PCIe support */
51#ifndef CONFIG_SPL_BUILD
Chris Packhama90dd4c2016-09-22 12:56:14 +120052#define CONFIG_PCI_MVEBU
Chris Packhama90dd4c2016-09-22 12:56:14 +120053#define CONFIG_PCI_SCAN_SHOW
54#endif
55
Chris Packham228efd02016-09-22 12:56:15 +120056/* NAND */
57#define CONFIG_SYS_NAND_USE_FLASH_BBT
58#define CONFIG_SYS_NAND_ONFI_DETECTION
59
Chris Packhama90dd4c2016-09-22 12:56:14 +120060#define CONFIG_SYS_ALT_MEMTEST
61
62/* Keep device tree and initrd in lower memory so the kernel can access them */
63#define CONFIG_EXTRA_ENV_SETTINGS \
64 "fdt_high=0x10000000\0" \
65 "initrd_high=0x10000000\0"
66
67/* SPL */
68/*
69 * Select the boot device here
70 *
71 * Currently supported are:
72 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
73 *
74 * MMC is not populated on this board.
75 * NAND support may be added in the future.
76 */
77#define SPL_BOOT_SPI_NOR_FLASH 1
78#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
79
80/* Defines for SPL */
81#define CONFIG_SPL_FRAMEWORK
82#define CONFIG_SPL_SIZE (140 << 10)
83#define CONFIG_SPL_TEXT_BASE 0x40000030
84#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
85
86#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
87#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
88
89#ifdef CONFIG_SPL_BUILD
90#define CONFIG_SYS_MALLOC_SIMPLE
91#endif
92
93#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
94#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
95
96#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
97/* SPL related SPI defines */
98#define CONFIG_SPL_SPI_LOAD
99#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
100#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
101#endif
102
103/*
104 * mv-common.h should be defined after CMD configs since it used them
105 * to enable certain macros
106 */
107#include "mv-common.h"
108#undef CONFIG_SYS_MAXARGS
109#define CONFIG_SYS_MAXARGS 96
110
111#endif /* _CONFIG_DB_88F6820_AMC_H */